30
CHAPTER 2 CPU
■ROM area
●Vector table area (address: FFFC00H to FFFFFFH)
This area is used as a vector table for reset/interrupt and CALLV vector.
This area is allocated at the highest addresses of the ROM area. The start address of the corresponding
processing routine is set as data in each vector table address.
●Program area (address: FF0000H to FFFBFFH)
ROM is built in as an internal program area.
The size of internal ROM differs for each model.
■RAM Area
●Data area (address: From 000100H to 000CFFH (for 3K bytes))
The static RAM is built in as an internal data area.
The size of internal RAM differs for each model.
●General-purpose register area (address: 000180H to 00037FH)
Auxiliary registers used for 8-bit, 16-bit, and 32-bit arithmetic operations and transfer are allocated in this
area.
Since this area is allocated to a part of the RAM area, it can be used as ordinary RAM.
When this area is used as a general-purpose register, general-purpose register addressing enables high-
speed access with short instructions.
●Extended intelligent I/O service (EI2OS) descriptor area (address: 000100H to 00017FH)
This area retains the transfer modes, I/O addresses, transfer count, and buffer addresses.
Since this area is allocated to a part of the RAM area, it can be used as ordinary RAM.
■I/O Area
●Interrupt control register area (address: 0000B0H to 0000BFH)
The interrupt control registers (ICR00 to ICR15) correspond to all peripheral functions that have an
interrupt function. These registers set interrupt levels and control the extended intelligent I/O service
(EI2OS).
●Peripheral function control register area (address: 000020H to 0000AFH , 0000C0H to 0000E FH ,
007900H to 007FFFH)
This register controls the built-in peripheral functions and inputs and outputs data.
●I/O port control register area (address: 000000H to 00001FH)
This register controls I/O ports, and inputs and outputs data.