16-bit Proprietary F2MC-16F Family Extended intelligent I/O Service

Extended Intelligent I/O Service (EI2OS)

•In addition to programming being made

easier, because there in no need to

 

 

execute unnecessary program transfers

 

 

higher speeds for transfer service

 

 

 

 

response and overall system control are

 

 

realized.

 

 

•Since CPU micro-instructions execute

 

3

transfer functions, multi-channel systems

 

 

can be realized at no extra cost.

 

 

•Since I/O transfers can be stopped when

 

 

a condition is generated such as when

4

 

invalid data is received, performance loss

 

 

due to transfering unnecessary data can

 

 

be avoided because there is no

 

 

programming load.

 

 

•It is possible to specify incrementing or

 

3

decrementing of buffer addresses and

 

 

I/O register addresses can be specified.

 

 

•It is possible to specify the entire 00 bank

 

 

as I/O register addresses.

 

 

•It is possible to specify the data counter

 

 

 

 

to count up to 64K.

 

 

•Execution speed

 

 

From request to completion of transfer:

 

 

28 cycles = 1.75µs (@16 MHz)

 

 

Memory space

 

 

 

 

 

 

 

 

 

 

 

 

 

I/O registers

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Peripheral

 

 

 

 

 

I/O register

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

IOA

 

 

2 Interrupt requests

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

(I/O address)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

ISD

 

 

 

 

 

 

 

ICS

 

 

 

 

 

 

 

 

Interrupt controller

 

 

 

BAP

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Interrupt control register

 

 

(Memory address)

 

 

 

 

 

 

 

 

Operation mechanism

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

1. An I/O transfer request is generated.

 

 

 

2. The interrupt controller selects a descriptor.

 

 

 

3.Transfer source and destination addresses

 

 

 

 

 

are read out of the descriptor.

 

 

 

 

Memory

 

 

4.Data is transferred from I/O register to mem-

 

 

 

ory space.

 

 

 

 

 

 

 

 

 

I/O

 

 

Memory

 

 

 

 

(000000H to 00FFFFH)

 

 

(000000H to FFFFFFH)

 

142