Mitsubishi Electronics QSERIES, QCPU - page 1029

App-39
8
8
8
8
A
6
7
8
Appendix1 OPERATION PROCESSING TIME Appendix 1.3
Operation Processing Time of High Performance Model QCPU/Process CPU/Redundant CPU
Instruction Condition (Device) Processing Time (µs)
Qn QnH QnPH QnPRH
BSET n n = 1 7.6 3.3 3.3 3.3
BSETP n n = 15 7.6 3.3 3.3 3.3
BRST n n = 1 7.6 3.3 3.3 3.3
BRSTP n n = 15 7.6 3.3 3.3 3.3
TEST
TESTP
–– 8.2 3.5 3.5 3.5
DTEST
DTESTP
–– 9.2 3.9 3.9 3.9
BKRST n n = 1 18 7.8 7.8 7.8
BKRSTP n n = 96 19 8.2 8.2 8.2
SER n
SERP n
n = 1 All match 22 9.6 9.6 9.6
None match 21 8.9 8.9 8.9
n = 96 All match 115 49 49 49
None match 133 57 57 57
DSER n
DSERP n
n = 1 All match 23 9.9 9.9 9.9
None match 23 9.7 9.7 9.7
n = 96 All match 142 61 61 61
None match 132 57 57 57
SUM
SUMP
= 0
= FFFFH
3.9 1.7 1.7 1.7
DSUM
DSUMP
= 0 4.7 2.0 2.0 2.0
= FFFFFFFFH12 5.0 5.0 5.0
DECO n n = 2 20 8.6 8.6 8.6
DECOP n n = 8 27121212
ENCO n
ENCOP n
n = 2 M1 = ON 21 9.1 9.1 9.1
M4 = ON 21 9.1 9.1 9.1
n = 8 M1 = ON 28 12 12 12
M256 = ON 26 11 11 11
SEG
SEGP –– 1.3 0.54 0.54 0.54
DIS n n = 1 18 7.7 7.7 7.7
DISP n n = 4 19 8.3 8.3 8.3
UNI n n = 1 21 8.9 8.9 8.9
UNIP n n = 4 23 9.7 9.7 9.7
NDIS
NDISP
–– 41 18 18 18
NUNI
NUNIP
–– 42 18 18 18
WTOB n n = 1 47202020
WTOBP n n = 96 99 43 43 43
BTOW n n = 1 45191919
BTOWP n n = 96 89 38 38 38
D
D
D
D
S1
S2
D
S1
S2
D
S1
S2
D
S1
S2
D
S
S
S1
S2
D
S1
S2
D
S1
S2
D
S1
S2
D
S
S
S
S
S D
S D
S D
S D
S D
S D
S D
S D
S1 D
S2
S1 D
S2
S1 D
S2
S1 D
S2
S D
S D
S D
S D