xv
List of Tables
1. General Specifications
Table 1-4-1 Pin Assignments........................................................................................................ 1-6
Table 1-4-2 Pin Function Table (1/2)............................................................................................1-7
Table 1-4-2 Pin Function Table (2/2)............................................................................................1-8
2. CPU
Table 2-3-1 List of Control Registers........................................................................................... 2-7
Table 2-4-1 Addressing Mode Types..........................................................................................2-10
Table 2-4-2 Data Types...............................................................................................................2-11
Table 2-4-3 Instruction Types (All 46 types and extension instructions)...................................2-12
Table 2-5-1 Relationship between Mask Levels and Interrupt Levels that Can Be Accepted....2-15
3. Extension Instruction Specifications
Table 3-2-1 Notes on Instruction Description.............................................................................3-31
4. Memory Modes
Table 4-2-1 Memory Mode Setting...............................................................................................4-3
5. Operating Mode
Table 5-2-1 Status of Internal Registers Immediately after a Reset............................................. 5-3
6. Clock Generator
Table 6-4-1 CKSEL Mode (PLL used/PLL not used).................................................................. 6-3
Table 6-4-2 Relationship between the Oscillation Mode and the SYSCLK, MCLK, and
IOCLK Frequencies .................................................................................................. 6-4
Table 6-4-3 Relationship between the Input Frequency and the SYSCLK, MCLK
and IOCLK Frequencies When Reset is Released.................................................... 6-4
8. Bus Controller (BC)
Table 8-3-1 Characteristics of Each Bus.......................................................................................8-3
Table 8-5-1 External Pin Functions Relating to the Bus Controller............................................. 8-5
Table 8-5-2 Operating Status of Pins Concerning BC.................................................................. 8-6
Table 8-6-1 List of Bus Control Registers.................................................................................... 8-7
Table 8-7-1 Features of Each Block............................................................................................8-26
Table 8-8-1 Frequency Ratios of BC Operation Clocks............................................................. 8-28
Table 8-9-1 Mode Settings by the BC External Pins.................................................................. 8-28
Table 8-10-1 Relationship between the Clock Frequency and the Number of Cycles
(CPU Cycles) Required for Access......................................................................... 8-29
Table 8-13-1 External Bus Transaction ........................................................................................ 8-32
9. Interrupt Controller
Table 9-5-1 Register List.............................................................................................................. 9-6