Hardware Store Cycle, Soft Sequence Commands | Cypress CY14B101K

								CY14B101K

Hardware STORE Cycle

Parameter	Alt.			Description		CY14B101K			Unit
Parameter	Parameter			Description	Min		Max		Unit
tDELAY [25]		Time Allowed to Complete SRAM Cycle			1		70		μs
tPHSB	tHLHX	Hardware STORE Pulse Width			15				ns

Figure 15. Hardware STORE Cycle

+6%,1

+6%287

W3+6%+/+;

W+/%/

W6725(

+,*+,03('$1&(

+,*+,03('$1&(

W'(/$<

'4'$7$287'$7$9$/,'

'$7$9$/,'

Soft Sequence Commands

Parameter	Description		CY14B101K		Unit
		Min		Max

tSS [22, 24]	Soft Sequence Processing Time			70	μs

Figure 16. Soft Sequence Processing [22, 24]

	6RIW6HTXHQFH		W66	6RIW6HTXHQFH		W66
	&RPPDQG			&RPPDQG
$GGUHVV	$GGUHVV	$GGUHVV		$GGUHVV	$GGUHVV
	W6$		W&:		W&:
&(
9&&

Notes

23.This is the amount of time it takes to take action on a soft sequence command. Vcc power must remain HIGH to effectively register command.

24.Commands such as STORE and RECALL lock out IO until operation is complete which further increases this time. See specific command.

25.Read and Write cycles in progress before HSB are given this amount of time to complete.

Document Number: 001-06401 Rev. *I

Page 21 of 28

[+] Feedback

Image 21

Cypress CY14B101K manual Hardware Store Cycle, Soft Sequence Commands

Contents

Logic Block Diagram FeaturesFunctional Description Cypress Semiconductor Corporation 198 Champion Court Output Enable, Active LOW. The active low Pin ConfigurationsPower Supply Inputs to the Device Pin Definitions Device Operation AutoStore OperationHardware Store HSB Operation Software Store Hardware Recall Power UpSoftware Recall Data Protection Current versus Cycle Time Low Average Active Power Best Practices Read Sram Mode Selection A15 A0 PowerWrite Sram Store Real Time Clock Operation Alarm Watchdog TimerCalibrating the Clock Interrupts Power MonitorInterrupt Register Flags Register Recommended Values Interrupt Block Diagram WDF Oscf RTC Register Map5 BCD Format Data Function/Range Time Keeping Months 0x1FFFE 10s Month Register Map Detail Time Keeping Years 0x1FFFF 10s YearsDate Time Keeping Hours 0x1FFFB Time Keeping Minutes 0x1FFFA Register Map Detail Calibration/Control Alarm Day 0x1FFF50x1FFF7 Interrupt Status/Control 0x1FFF6 Register Map Detail Alarm Hours 0x1FFF4 10s Alarm Hours To ignore the hours value Alarm Minutes 0x1FFF3When the Flags register is read or on power-up Range Ambient Temperature DC Electrical CharacteristicsMaximum Ratings Operating Range Capacitance Data Retention and EnduranceThermal Resistance AC Test Conditions Parameter Sram Read Cycle AC Switching Characteristics Parameter Sram Write Cycle Min Max Parameter Description CY14B101K Unit Min Max AutoStore or Power Up Recall Parameter Alt Description 25 ns 35 ns 45 ns Unit Min Max Software Controlled STORE/RECALL Cycles 21 Hardware Store Cycle Soft Sequence Commands RTC Characteristics Inputs and Outputs Mode PowerTruth Table For Sram Operations Nvsram Part Numbering Nomenclature CY 14 B 101 K SP 25 X C T Ordering Information Pin Shrunk Small Outline Package Package Diagrams Orig. of Change Submission Description of Change Date Document History 2663934 Updated Features Sales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsUSB