Intel Intel Core Duo/Solo 945GM OS Select For DRAM 64MB, Cache Setup 4.2.2.14.1 CPU L1& L2 Cache

Page 31
4.2.2.13 OS Select For DRAM > 64MB

ADE-6050 User’s Manual

4.2.2.13 OS Select For DRAM > 64MB

Select the operating system that is running with greater than 64MB of RAM on the system. The choice: Non-OS2, OS2.

4.2.2.14 Cache Setup

4.2.2.14.1 CPU L1& L2 Cache

These two categories speed up memory access. However, it depends on CPU/chipset design.

The choice: Enabled, Disabled.

4.2.2.14.2 CPU L3 Cache

The option enables Level 3 cache memory. However, it depends on CPU/chipset design. The choice: Enabled, Disabled.

31 / 48

Image 31
Contents Intel Core Duo/Solo 945GM Mini ITX Board ADE-6050Trademark CopyrightTechnical Support How to Use This Manual Jumpers- Setting & Connectors description SpecificationsDimensions Jumpers & ConnectorsBIOS Setup System InstallationInstalling Cooling Fan InstallationsPage CHAPTER 1.1Description 1.IntroductionPage Display SystemEthernet AudioMechanical & Environmental Page Unit mm CHAPTER 2.Hardware Configuration Setting CN10 DIMM2DIMM1 CN11 CN12REMARK CONNECTORSJUMPERS FUNCTION2.3.2 Clear CMOS setting select JP2 2.3Jumpers- Setting & Connectors description2.3.1 LCD power setting select JP1 2.3.3 Auto power on select JP3USB 0/1/2/3 2.3.11 External K/B & M/S Connector CN72.3.12 CD-InConnector CN8 LAN 1/22.3.16 CPU Fan Connector CN15 2.3.13 Line out Connector CN92.3.14 LVDS Connector CN10 2.3.15 System Fan Connector: CN142.3.22 Serial ATA Connectors SATA1, SATA2 2.3.19 8-bitDigital I/O Connector CN202.3.20 Front Panel Connector CN21 2.3.21 Primary IDE Connector IDE1CHAPTER 3.1Socket 478 Processors 3.1.1 Installing CPU 3.System Installation3.2Installing Cooling Fan 3.4Installations CHAPTER 4.1Entering Setup 4.BIOS Setup4.2Main Menu 4.2.1.3IDE Channel 0 / 1 Master 4.2.1 Standard CMOS Features4.2.1.1Date mm/date/year 4.2.1.2Time hh/mm/ss4.2.1.10 Total Memory 4.2.2 Advanced BIOS Features4.2.1.8Base Memory 4.2.1.9Extended Memory4.2.2.3Hyper-ThreadingTechnology 4.2.2.1.2 Execute Disable Bit4.2.2.1.1 Delay Prior to Thermal 4.2.2.2Virus Warning4.2.2.6Gate A20 Option 4.2.2.4Quick Power On Self Test4.2.2.5Boot Up NumLock Status 4.2.2.7Typematic Rate Setting4.2.2.13 OS Select For DRAM 64MB 4.2.2.14 Cache Setup 4.2.2.14.1 CPU L1& L2 Cache4.2.2.14.2 CPU L3 Cache 4.2.2.15.3 Boot Other Device 4.2.2.15 Boot Seq & Floppy Setup4.2.2.15.1 Hard Disk Boot Priority 4.2.2.15.2 First/Second/Third Boot Device4.2.3.3DRAM RAS# to CAS# Delay 4.2.3 Advanced Chipset Features4.2.3.1DRAM Timing Selectable 4.2.3.2CAS Latency Time4.2.3.6System Memory Frequency 4.2.3.8System BIOS Cacheable4.2.3.9Video BIOS Cacheable 4.2.3.5Precharge Delay tRAS4.2.3.11 PEG/Onchip VGA Control 4.2.3.10 PCI Express Root Port Function4.2.3.10.1 PCI Express x1 Slot 4.2.3.10.2 PCI-ECompliancy Mode4.2.3.17 Panel Number 4.2.3.15 Boot Display4.2.3.14 DVMT/FIXED Memory Size 4.2.3.16 Panel Scaling4.2.4.2.1. IDE HDD Block Mode 4.2.4.2.2. IDE DMA Transfer Access4.2.4.2.3. On-ChipPrimary/Secondary PCI IDE 4.2.4.2.8. PATA IDE Mode 4.2.4.2.7. SATA Ports Speed Settings4.2.4.2.4. IDE Primary/Secondary Master/Slave PIO 4.2.4.2.6. On-ChipSerial ATA4.2.4.2.4. USB Keyboard Support 4.2.4.2.1. Onboard Giga Lan4.2.4.2.2. USB Controller 4.2.4.2.3. USB 2.0 Controller4.2.4.2.1. Onboard Serial Port 1/2 4.2.4.2.5. USB Mouse Support4.2.4.2.6. Azalia/AC97 Audio Select 4.2.4.3Super IO Device4.2.4.2.4. PWRON After PWR-Fail 4.2.5 Power Management Setup 4.2.5.1ACPI Function4.2.5.2ACPI Suspend Type 4.2.5.4Video Off Method Min. Power SavingMax. Power Saving User Defined4.2.5.10 Wake-Upby PCI Card 4.2.5.11 Power On by Ring4.2.5.12 Resume by Alarm 4.2.5.9Sort-Offby PWR-BTTN4.2.6.3Resources Controlled By 4.2.6 PnP/PCI/PCI-EConfigurations4.2.6.2Reset Configuration Data 4.2.6.1Init Display First4.2.6.5Maximum Payload Size 4.2.6.4PCI/VGA Palette Snoop4.2.7 PC Health Status 4.2.7.1VDIMM 4.2.7.5System/CPU Temperature 4.2.7.4Voltage Battery4.2.8 Load Fail-SafeDefault 4.2.7.3+3.3V/+5V/+12V/-12V/5Vsb4.2.10 Supervisor/User Password Setting Quit without saving Y/N? Y Save & Exit SetupSave to CMOS and EXIT Y/N? Y Exit Without Saving