∝PSD Family Growth
CPU
• Turbo |
• 10+ MIPs at 40MHz |
SRAM
•Up to 32K byte SRAM
•Size supports: C/C++, fast math, buffer for large fast communication packets
• Up from 3 MIPs, |
• Enhanced timer block with six |
timer/counters, or PWM units |
∝ |
∝ PSD |
FLASHFLASH
•Up to 512K byte Main Flash
• JTAG Debug and Emulation |
• Eliminate external |
Emulation Hardware |
ANALOG
•10-bit ADC channels
• Greater accuracy
| • Size supports: C/C++, RTOS, GUI, | |
| data recording, | |
| FPGAs, | |
| PLD | |
| PLD | |
INTERFACEI | • Up to 32 MacroCell PLD | |
• USB 1.1 | • 12 nsec propagation | |
• Eliminate external CPLDs | ||
• 12 Mbits/sec, 5V and 3V | ||
• Build custom peripherals | ||
• FIFOs for rapid transfer of bulk data | ||
• Build complex glue logic | ||
|
• 5V tolerant general I/O
www.st.com/micropsd | • 3V system connects to 5V peripherals |
20 |