Converting from Intel 8x930Ax to Cypress EZ-USB
Table 2. Product Options
|
| RAM | I/O Rate | # of Prog |
| ISO |
Part Number | Package | Size | (Bytes/s) | I/Os | Databus? | Support? |
|
|
|
|
|
|
|
AN2121SC | 44 PQFP | 4K | 600K | 16 | No | Yes |
|
|
|
|
|
|
|
AN2122SC | 44 PQFP | 4K | 600K | 16 | No | No |
|
|
|
|
|
|
|
AN2122TC | 48 TQFP | 4K | 600K | 19 | No | No |
|
|
|
|
|
|
|
AN2125SC | 44 PQFP | 4K | 2M | 8 | Yes | Yes |
|
|
|
|
|
|
|
AN2126SC | 44 PQFP | 4K | 2M | 8 | Yes | No |
|
|
|
|
|
|
|
AN2126TC | 48 TQFP | 4K | 2M | 11 | Yes | No |
|
|
|
|
|
|
|
AN2131SC | 44 PQFP | 8K | 600K | 16 | No | Yes |
|
|
|
|
|
|
|
AN2135SC | 44 PQFP | 8K | 2M | 8 | Yes | Yes |
|
|
|
|
|
|
|
AN2136SC | 44 PQFP | 8K | 2M | 8 | Yes | No |
|
|
|
|
|
|
|
AN2131QC | 80 PQFP | 8K | 2M | 24 | Yes+Addr | Yes |
|
|
|
|
|
|
|
10.Passive Networks
Both the 8x930Ax and
11.Connect any programmable I/Os that were used to gen- erate I2C signals directly to the
If a peripheral required an I2C bus master, the 8x930Ax would require the use of a programmable I/O along with the appropriate firmware to emulate the I2C bus.
Additional Firmware Issues To Consider When Converting
1.Compile as 8051 (not 251)
Since the
2.Add
•Handles endpoint 0 transfers (getdesc… )
•Provides hooks to USB events
•Performs ReNumeration
All of the firmware that is required to handle default device requests, set up the processor environment, perform Re- Numeration, and set up hooks to all of the USB events is included in the Application Frameworks which is included in the
3.Remove control transfer code
Since the
4.Use Turbo transfer mode when USB performance is desired
To utilize the full bandwidth of the USB and still achieve the maximum processing power, all data transfers for
5.Remove 251 configuration setup
Since there are no configuration features that require set- up for the 8051, the configuration setup code for the ‘251 can be removed.
6.Endpoint data is in RAM, not FIFOs
The 930 provides all of the bulk endpoint data in FIFOs, making the processor read each byte out in series to pro- cess a block of endpoint data. The
7.
All of the registers in the
8.I/O Ports are in XDATA space
The Intel 8x930Ax family uses SFR (Special Function Register) bits to control their I/O port pins. The
Case Example– Zoran Video Inlet Reference Design
Zoran manufacturers a Motion JPEG device, ZR36060, per- forming
5