LC74776/M
Overview
The LC74776 and LC74776M are integrated PDC/VPS/UDT interface circuit
The LC74776 and LC74776M display 12 18 dot characters in a display area of 12 lines by 24 columns.
Functions
Display structure: 12 lines 24 characters (up to 288 characters)
Character structure: 12 18 dots (H V)
Character sizes: Three sizes in each of the horizontal and vertical directions
Number of characters: 256 characters (256 characters, one space character, one transparent space character)
Display start positions: Horizontal: 64 positions, vertical: 64 positions
Blinking: Specified in character units
Types of blinking: Two: periods of 1.0 and 0.5 seconds
Blinking of the whole character area (12 18 dots)
Background color: 8 colors (internal synchronization operation) at both 2 and 4 fsc Blue background only: NTSC
Line background color: Can be set for up to 3 lines
Line background color: 8 colors (internal synchronization operation) at both 2 and 4 fsc External control input:
Video signal input: PAL or NTSC composite video signal
LC74776M: MFP30S (375mil)
|
|
|
| Block Diagram |
|
|
|
|
| ||
CS | Serial |
|
|
|
|
|
|
|
|
| |
SIN |
|
|
|
|
|
|
|
|
|
| |
| + |
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
| |
SCLK | parallel | command |
|
|
|
|
|
|
|
|
|
converter | decoder |
|
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
| ||
SRT |
|
| Horizontal | Vertical | Horizontal |
| Vertical | Blinking | Display | RAM write | |
| Data output | Output | direction | direction | display |
| display | and | control | address |
|
| character | character | position |
| position | inversion |
| ||||
| buffer | control | size register | size register | register |
| register | control | register | counter |
|
SLC |
|
|
|
|
|
|
| register |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
SDA |
|
| Horizontal | Vertical size | Horizontal | Vertical dot | Blinking and |
| Decoder |
| |
|
|
|
|
| |||||||
CPOUT |
|
| inversion |
|
| ||||||
AFC | Data slicer | size counter | counter | dot counter |
| counter |
| Display RAM | |||
| control circuit |
| |||||||||
VCOIN | circuit | circuit |
|
|
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
| |
VCOR |
|
|
| Horizontal display | Vertical display |
|
|
|
| ||
|
|
|
|
|
|
|
| ||||
|
|
|
| position detection | position detection |
|
|
| Decoder | ||
|
|
|
|
|
|
|
|
|
|
| |
SYNCJDG |
| Sync |
|
| Character |
|
|
|
|
|
|
| discriminator |
|
| Line control |
|
|
|
| |||
|
|
|
|
| control |
| counter |
|
|
| Font ROM |
OSCIN | Character |
|
|
| counter |
|
|
|
| ||
|
|
|
|
|
|
|
|
|
| ||
| output dot |
|
|
|
|
|
|
|
|
|
|
| clock |
|
|
|
|
|
|
|
|
|
|
OSCOUT | generator |
|
|
|
|
|
| Character output control |
|
| |
|
|
|
|
|
|
|
|
| Shift register | ||
|
|
| Timing generator | Sync signal generator | Background control |
| |||||
SYNIN | Sync | Composite |
|
|
|
|
| Video output control |
|
| |
SEPC | separator | sync signal |
|
|
|
|
|
|
|
|
|
and data | separator |
|
|
|
|
|
|
|
|
| |
SEPOUT | separator | control |
|
|
|
|
|
|
|
|
|
circuit |
|
|
|
|
|
|
|
|
|
| |
| VDD1 VDD2 VDD3 | VSS1 VSS2 VSS3 |
|
| CTRL1 | XtalIN | XtalOUT | CVCR CDLR | CVIN CVOUT |
|
|
|
|
|
|
| (CHABLK) |
| (MUTE) |
|
|
|
|
VPS/PDC Slicer IC
LC74793/JM
Overview
The LC74793 and LC74793JM are PDC/VPS/UDT interface CMOS ICs. The operating mode can be set and the data acquired in the various modes can be read out by a microcontroller.
Functions
VPS data acquisition (bytes 5 and 11 to 15)
VPS: Video Program System
PDC (8/30/2) data acquisition (bytes 13 to 25)
PDC: Program Delivery Control
UDT (8/30/1) data acquisition (bytes 13 to 25)
UDT: Unified Date and Time
Header (X/00) data acquisition (bytes 14 to 45)
Status display (8/30/1, 8/30/2) data acquisition (bytes 26 to 45)
Automatic VPS/PDC discrimination mode
Sync separator and AFC circuits
Sync discrimination circuit
I2C bus support
Packages: LC74793: DIP24S (300mil)
LC74793JM: MFP24S (300mil)
|
| Block Diagram |
|
|
|
|
|
| |
SDA | I2C bus interface | Data latch circuit |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
SCL |
|
|
|
|
|
|
|
|
|
DAV |
|
|
|
|
|
|
|
|
|
SYNIN | Sync separator |
| Data acquisition circuit |
|
|
|
|
|
|
and data separator |
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
| |
SEPC | circuits |
|
|
|
|
|
|
|
|
SEPOUT |
|
|
|
|
|
|
|
|
|
SEPIN |
| Vertical |
|
|
|
|
|
|
|
| separation |
|
|
|
|
|
|
| |
CTRL2 |
| circuit | AFC circuit (VCO) |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
| Timing generator |
|
| |
|
| Sync |
|
|
|
|
|
|
|
VDD1,2 |
| discrimination |
|
|
|
|
|
|
|
|
| circuit |
|
|
|
|
|
|
|
VSS1,2 |
|
|
|
|
|
|
|
|
|
|
| SYNCJDG | CPOUT VCOIN VCOR HOUT | VOUT | XIN | XOUT | CTRL1 | CDLR | RST |
59 SANYO TV . VCR | SANYO TV . VCR 60 |