Transcend Information TS4GSDHC 6, TS32GSDHC 6, TS8GSDHC 6 ~32GB High Capacity Secure Digital Card

Page 4

SDHC Card series

4~32GB High Capacity Secure Digital Card

Single card capacitance	CCARD		10	pF
Maximum signal line inductance			16	nH
Pull-up resistance inside card (pin1)	RDAT3	10	90	kΩ

fPP ≤ 20 MHz

May be used for card detection

Note that the total capacitance of CMD and DAT lines will be consist of CHOST, CBUS and one CCARD only because they are connected separately to the SD Memory Card host.

Host should consider total bus capacitance for each signal as the sum of CHOST, CBUS, and CCARD, these parameters are defined by per signal. The host can determine CHOST and CBUS so that total bus capacitance is less than the card estimated capacitance load (CL=40 pF). The SD Memory Card guarantees its bus timing when total bus capacitance is less than maximum value of CL (40 pF).

Transcend Information Inc.

4

Image 4

Contents ~32GB High Capacity Secure Digital Card Description Placement FeaturesPin Definition ~32GB High Capacity Secure Digital Card Architecture Bus Signal Line Load Power Supply VoltageCurrent Consumption ~32GB High Capacity Secure Digital Card ~32GB High Capacity Secure Digital Card Bus Signal Levels Parameter Symbol Min Max Unit Remark~32GB High Capacity Secure Digital Card Bus Timing Output Delay time during Data Transfer Mode MHz Ccard ≤ 10 pF, 1 card Clock low time Output Hold time Sdhc Card series ~32GB High Capacity Secure Digital Card Register Information OCR registerCID Register MIDOID PNMPSN MDTCRC CSD RegisterCsdstructure CSD Register Fields CSD VersionNsac TaacTranspeed CCC ReadbllenReadblpartial WriteblkmisalignWpgrpenable CsizeEraseblken SectorsizeCopy PermwriteprotectTmpwriteprotect FileformatRCA Register DSR Register OptionalSCR Register ScrstructureSdspec DatastataftereraseSdsecurity SdbuswidthsMechanical Dimension Sdhc Card series Sdhc Card series