5. Video/Audio In Block Diagram

LGE 2122

[CVBS2P]
Tuner

Jack Side SoC Side

JK501
SCART
JK4600
COMP1_Y/AV1_CVBS
COMP1_Pb
COMP1_Pr
COMP1/AV1/DVI_L_IN
COMP1/AV1/DVI_R_IN
COMP1_Y/AV1_CVBS_SOC
COMP1_Pb_SOC
[PB0P]
[PR0P]
[AIN4_L_AADC]
COMP1_Pb_SOC
COMP1/AV1/DVI_L_IN_SOC
[AIN4_R_AADC]
COMP1/AV1/DVI_R_IN_SOC
SC_CVBS_IN
SC_ID/FB
SC_R/G/B
SC_L/R_IN
TU_CVBS
TUNER_SIF, IF_P/N
[CVBS3P]
SC_CVBS_IN_SOC
SC_FB_SOC
[ADIN0_SRV, SOY1]
[PR1P, PB1P, Y1P]
[AIN1_L/R_AADC]
SC_R/G/B_SOC
SC_L/R_IN_SOC
[CVBS1P]
[MPXP, ADCINP_DEMOD, ADCINN_DEMOD]
TU_CVBS
TUNER_SIF, IF_P/N
Parallel TS / ERROR,VAL,SYNC,CLK Parallel TS / ERROR,VAL,SYNC,CLK
Copyright © 2013 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only