HF mini-LVDS EPI
Topology
Protocol
Features
@10bit, FHD120
Multi Drop
Data rate: 660Mbps
External clock
Point to Point
Data rate : 1.8Gbps
Embedded clock, Control
Merit Simple structure
Standardization
Fewer Lines : 12
Embedded clock
: low EMI, Clock skew free
Easy to PCB design
Demerit
Too many lines : 36
Clock skew
EMI due to clock lines
Bandwidth limit
Transmission Overhead
: 4bit delimiter
TCON
Lock
2
1
TCON
EPI Interface (mini-LVDS vs. EPI)
Copyright © 2012 LG Electronics. Inc. All rights reserved.
Only for training and service purposes
LGE Internal Use Only