2-4 A 8-bit 16-bit timer, a peripheral initial
110: Timer 6 underflow
111: TMIN4 terminal input
TM5MD: Timer 5 mode register
Bit7 : Timer operation permission
0: Stop of operation
1: Permission of operation
Bit6 : Timer initialization
0: Usually, operation
1: Initialization
The value of a base register is loaded to a binary counter.
The timer pulse output 5 is reset on a low level.
Bit5-3: Prohibition (0 fixation)
Bit2-0: Clock source selection
000:IOCLK
001:IOCLK/8
010:IOCLK/32
011: Cascade connection with a timer 4
100: Timer 4 underflow
101: Prohibition of a setup
110: Timer 6 underflow
111: TM5IN terminal input
TM6MD: Timer 6 mode register
Bit7 : Timer operation permission
0: Stop of operation
1: Permission of operation
Bit6 : Timer initialization
0: Usually, operation
1: Initialization
The value of a base register is loaded to a binary counter.
The timer pulse output 6 is reset on a low level.
Bit5-3: Prohibition (0 fixation)
Bit2-0: Clock source selection
000:IOCLK
001:IOCLK/8
010:IOCLK/32
011: Cascade connection with a timer 5
100: Timer 4 underflow
101: Timer 5 underflow
110: Prohibition of a setup
111: TM6IN terminal input
2-33