Philips Semiconductors Product specification
SA606Low-voltage high performance mixer FM IF system
1997 Nov 07 4
AC ELECTRICAL CHARACTERISTICS (Continued)
SYMBOL
PARAMETER
TESTCONDITIONS
LIMITS
UNITS
SYMBOL
PARAMETER
TEST
CONDITIONS
MIN TYP MAX
UNITS
THD Total harmonic distortion -35 -50 dB
S/N Signal-to-noise ratio No modulation for noise 62 dB
RF RSSI output, R9 = 2kRF level = -118dBm 0.3 .80 V
RF level = -68dBm .70 1.1 1.80 V
RF level = -23dBm 1.20 1.8 2.50 V
RSSI range 90 dB
RSSI accuracy +1.5 dB
IF input impedance Pin 18 1.3 1.5 k
IF output impedance Pin 16 0.3 k
Limiter input impedance Pin 14 1.3 1.5 k
Limiter output impedance Pin 11 0.3 k
Limiter output voltage Pin 11 130 mVRMS
RF/IF section (int LO)
Audio level 3V = VCC, RF level = -27dBm 120 mVRMS
System RSSI output 3V = VCC, RF level = -27dBm 2.2 V
System SINAD sensitivity RF level = -117dBm 12 dB
CIRCUIT DESCRIPTION
The SA606 is an IF signal processing system suitable for second IF
systems with input frequency as high as 150MHz. The bandwidth of
the IF amplifier and limiter is at least 2MHz with 90dB of gain. The
gain/bandwidth distribution is optimized for 455kHz, 1.5k source
applications. The overall system is well-suited to battery operation
as well as high performance and high quality products of all types.
The input stage is a Gilbert cell mixer with oscillator. Typical mixer
characteristics include a noise figure of 6.2dB, conversion gain of
17dB, and input third-order intercept of -9dBm. The oscillator will
operate in excess of 200MHz in L/C tank configurations. Hartley or
Colpitts circuits can be used up to 100MHz for xtal configurations.
Butler oscillators are recommended for xtal configurations up to
150MHz.
The output impedance of the mixer is a 1.5k resistor permitting
direct connection to a 455kHz ceramic filter. The input resistance of
the limiting IF amplifiers is also 1.5k. With most 455kHz ceramic
filters and many crystal filters, no impedance matching network is
necessary. The IF amplifier has 43dB of gain and 5.5MHz
bandwidth. The IF limiter has 60dB of gain and 4.5MHz bandwidth.
To achieve optimum linearity of the log signal strength indicator,
there must be a 12dB(v) insertion loss between the first and second
IF stages. If the IF filter or interstage network does not cause
12dB(v) insertion loss, a fixed or variable resistor or an L pad for
simultaneous loss and impedance matching can be added between
the first IF output (Pin 16) and the interstage network. The overall
gain will then be 90dB with 2MHz bandwidth.
The signal from the second limiting amplifier goes to a Gilbert cell
quadrature detector. One port of the Gilbert cell is internally driven
by the IF. The other output of the IF is AC-coupled to a tuned
quadrature network. This signal, which now has a 90° phase
relationship to the internal signal, drives the other port of the
multiplier cell.
The demodulated output of the quadrature drives an internal op
amp. This op amp can be configured as a unity gain buffer, or for
simultaneous gain, filtering, and 2nd-order temperature
compensation if needed. It can drive an AC load as low as 5k with
a rail-to-rail output.
A log signal strength completes the circuitry. The output range is
greater than 90dB and is temperature compensated. This log signal
strength indicator exceeds the criteria for AMPs or TACs cellular
telephone. This signal drives an internal op amp. The op amp is
capable of rail-to-rail output. It can be used for gain, filtering, or
2nd-order temperature compensation of the RSSI, if needed.
NOTE: dB(v) = 20log VOUT/VIN