VT/TU
PM5371
TUDX
FEATURES
•Monolithic, SONET/SDH,
•Provides
•Operates from a single 19.44 MHz clock.
•Provides parity checking on input data busses and parity generation on output data busses.
•Allows programmable idle code insertion on a
•Permits switching of any combination of SONET VT1.5, VT2, VT3, VT6, or
•Operates in conjunction with the PM5362
•Cascadable in a systolic or bussed manner to allow larger switching arrays to be implemented.
•Provides control outputs that are programmable on a
•Provides a generic
•Low power, +5 V, CMOS technology. Device has
•Available in a
APPLICATIONS
•SONET/SDH Broadband Cross- Connects
•SONET/SDH Add/Drop Multiplexers
•SONET/SDH Terminal Multiplexers
•SONET/SDH Test Equipment
BLOCK DIAGRAM
|
| SINL[8:0] | SINR[8:0] | |
|
|
| SOUTT[8:0] | |
|
| Switching | Switching | |
|
| Element | Element | |
DINT[8:0] | Input Bus | Time | Time | |
Formatter | Switch | Switch | ||
| ||||
DINB[8:0] |
| Time | Time | |
SCLK |
| |||
| Switch | Switch | ||
PAGE |
| |||
|
|
| ||
SOBEB |
|
|
| |
SFP |
|
| SOUTB[8:0] | |
OFSEB |
|
|
| |
IFP |
|
|
| |
OFP |
|
|
| |
MBEB |
|
|
| |
RSTB |
|
|
| |
CS1B |
|
|
| |
CS2B | Microprocessor |
|
| |
RDB |
|
| ||
Interface |
|
| ||
WRB |
|
| ||
|
|
| ||
ALE |
|
| Output Bus Formatter | |
A[4:0] |
|
| ||
|
|
| ||
D[7:0] |
|
|
| |
INTB |
|
|
|
ODEB | AOBEB | COUTL | DOUTL[8:0] | AOUTL[8:0] | COUTR | DOUTR[8:0] | AOUTR[8:0] |
©1998 |