Rev. 5.00, 09/03, page 371 of 760
CKIO
DRAK
DREQ
DACK
Bus cycle CPU DMAC(R) DMAC(W) DMAC(R) DMAC(W) DMAC(R)
1st sampling
Figure 11.21 Burst Mode, Edge Inpu t