
Appendix B: Performance Characteristics
Table B 1: Electrical Characteristics (Cont.)
Characteristics | Description | ||
|
|
|
|
Auxiliary Output |
| ||
|
|
|
|
SYNC | When in F.G mode and the frequency is above 250 kHz, the Sync pulse occurs | ||
|
|
| one time per two waveforms. |
|
|
|
|
| Amplitude | >1.2 V into 50 W, >2.4 V into open circuit | |
|
|
|
|
| Impedance | 50 W | |
|
|
| |
MARKER1 |
| ||
| Amplitude | 2.5 V (+5%, | |
|
|
|
|
| Impedance | 50 W | |
|
|
|
|
| Period Jitter | Refer to Table | |
|
|
|
|
| Cycle to Cycle Jitter | Refer to Table | |
|
|
| |
MARKER2 |
| ||
| Amplitude | 2.5 V (+5%, | |
|
|
|
|
| Impedance | 50 W | |
|
|
| |
CLOCK |
| ||
| Amplitude | 1 V into 50 W | |
|
|
|
|
| Impedance | 50 W | |
|
|
|
|
| Period Jitter | Refer to Table | |
|
|
|
|
| Cycle to Cycle Jitter | Refer to Table | |
|
|
| |
ECL DIGITAL DATA OUT (Option 03) |
| ||
| Level | ECL compatible | |
|
|
|
|
| Output Signals | Same wires to DAC | |
|
|
| Data (D0 D11) |
|
|
| Clock |
|
|
| |
TTL DIGITAL DATA OUT (Option 04) |
| ||
| Output Signals |
| |
|
| CH1 | Data (D0 D11), Clock |
|
|
|
|
|
| CH2 (Option 02) | Data (D0 D11), Clock |
|
|
| |
| Amplitude | >2 V into 50 W | |
|
|
| |
| Impedance | 50 W | |
|
|
| |
| Connector | ||
|
|
|
|
Auxiliary Input |
| ||
|
| ||
Trigger |
| ||
| Threshold Level | ||
|
|
| |
| Resolution | 0.1 V | |
|
|
| |
| Impedance | 1 MW with 30 pF (max) or 50 W | |
|
|
|
|
AWG2021 User Manual | B 3 |