1. Overview
The
2. Circuit Configuration by Frequency
The receiver is a
mixed with the local signal from PLL to produce the first IF of 44.25MHz.
This is then mixed with the 44.25MHz second local oscil-
lator (using the 14.6MHz TCXO) output to produce the 450kHz second IF. This is detected to give the demodulated signal.
The transmit signal frequency is generated by PLL VCO, and modulated by the signal from the microphone. It is then amplified and sent to the antenna.
3. Receive Signal Path
Incoming RF signals from the antenna connector are delivered to the RF Unit. RF signals pass through a
filter (LPF) antenna switching network consisting of coils L1001, L1003, and L1005, capacitors C1004, C1008, C1009, C1135, and C1011, and antenna switching diodes D1005, D1007, and D1031, for delivery to the receiver front end.
Signals within the frequency range of the transceiver are then passed through a
The amplified RF is then
Buffered output from the VCO Unit is amplified by Q1021 (2SC5107) and
C1178 / C1072 / C1180 / C1129 / C1182, to provide a pure
1st local signal between 192.25 and 218.25MHz(C Band), 178.25 and 204.25MHz(A Band) to the 1st mixer.
The 44.25MHz 1st mixer product then passes through dual
monolithic crystal filters XF1001, and is amplified by Q1029 (2SC4215Y) and delivered to the input of the FM IF subsystem IC Q1028 (TA31136FN).
This IC contains the 2nd mixer, 2nd local oscillator, limiter amplifier, FM detector, noise amplifier, and squelch gates.
The 2nd LO in the
limiter amplifier, the signal is demodulated by the FM detector CD1001 (CDBC450CX24).
Circuit Description
Detected audio from Q1029 is applied to Q2016 (AK2345)
and audio
speaker jack.
4. Transmit Signal Path
Voice audio from the microphone is delivered via the Mic
(Jack) Unit to the PANEL Unit, after passing through amplifier Q2022 (NJM2902V), Mic
iter (IDC instantaneous deviation control), is adjusted for optimum deviation level and delivered to the next stage.
Voice input from the microphone CTCSS, and DCS audio are modulated by the VCO, and the reference frequency oscillator of the synthesizer.
Synthesizer output, after passing through diode switch D1022 (1SS321), is amplified by driver Q1025 (2SC5415E) / Q1026
energy then passes through antenna switch D1005 / D1007
/D1031 and a
tenna connector.
RF output power from the final amplifier is sampled by CM coupler and is rectified by D1011, D1012 (HSM88AS
x 2). The resulting DC is fed through Automatic Power Controller Q1003 (NJM2902V), to transmitter RF ampli-
fier and thus the power output.
Generation of spurious products by the transmitter is minimized by the fundamental carrier frequency being equal to the final transmitting frequency, modulated directly in the transmit VCO. Additional harmonic suppression is provided by a
L1004, L1013, C1004, C1008, C1009, C1135, C1011, C1014, C1209, and C1205, resulting in more than 60dB of harmonic suppression prior to delivery to the RF energy to the antenna.
5. PLL Frequency Synthesizer
PLL frequency synthesizer consists of the VCO Q1013
The frequency stability is +/- 2.5 ppm within temperature range of
While receiving, VCO Q1013 oscillates between 192.25 and 218.25 MHz (C Band), 178.25 and 204.25 MHz (A Band) according to the transceiver version and the programmed receiving frequency. The VCO generates 192.25 to 218.25MHz (C Band), 178.25 to 204.25MHz (A Band)
9