Intel cPCI-7200 manual ++ Libraries ∙

Page 51

Bus Mastering DMA mode of PCI-7200 :

PCI bus mastering offers the highest possible speed available on the PCI-7200. When the function _7200_DI_DMA_Start is executed, it will enable PCI bus master operation. This is conceptually similar to DMA (Direct Memory Access) transfers in a PC but is really PCI bus mastering. It does not use an 8237-style DMA controller in the host computer and therefore isn't blocked in 64K max. groups. PCI-7200 bus mastering works as follows:

1.To set up bus mastering, first do all normal PCI-7200 initialization necessary to control the board in status mode. This includes testing for the presence of the PCI BIOS, determining the base addresses, slot number, vendor and device ID's, I/O or memory, space allocation, etc. Please make sure your PCI-7200 is plugged in a bus master slot, otherwise this function will not be workable.

2.Load the PCI controller with the count and 32-bit physical address of the start of previously allocated destination memory, which will accept data. This count is the number of bytes (not long words!) transferred during the bus master operation and can be a large number up to 64 million (2^26) bytes. Since the PCI-7200 transfers are always long words, this is 16 million long words (2^24).

3.After the input sampling is started, the input data isstored in the FIFO of PCI controller. Each bus mastering data transfer continually tests if any data in the FIFO and then blocks transfer, the system will continuously loop until the conditions are satisfied again but will not exit the block transfer cycle if the block count is not complete. If there is momentarily no input data, the PCI-7200 will relinquish the bus temporarily but returns immediately when more input data appear. This operation continues until the whole block is done.

4.This operation proceeds transparently until the PCI controller transfer byte count is reached. All normal PCI bus operation applies here such as a receiver which cannot accept the transfers, higher priority devices requesting the PCI bus, etc. Remember that only one PCI initiator can have bus mastering at any one time. However, review the PCI priority and "fairness" rules. Also study the effects of the Latency Timer. And be aware that the PCI priority strategy (round robin rotated, fixed priority, custom, etc.) is unique to your host PC and is explicitly not defined by the PCI standard. You must determine this priority scheme for your own PC (or replace it).

The interrupt request from the PCI controller can be optionally set up to indicate that this loanword count is complete although this can also be determined by polling the PCI controller.

C/C++ Libraries ∙ 41

Page 50 Page 52
Image 51
Page 50 Page 52
Contents NuDAQ / NuIPC PCI-7200 / cPCI-7200 Page Trademarks Page Questions Getting service from AdlinkPage Table of Contents 7200DI 7200DIChannel 7200DITimerIi ∙ Table of Contents Programming GuidePage How to Use This Guide Introduction ApplicationsIntroduction ∙ ∙ Introduction FeaturesSpecifications Maximum Transfer SpeedInput Voltage ConnectorDimension Power ConsumptionProgramming Library Software SupportingPCIS-LVIEW LabVIEW Driver PCIS-ISG ISaGRAFTM driver Installation Installation ∙What You Have Device Installation for Windows Systems ∙ InstallationUnpacking PCI -Bus Controller CPCI/PCI-7200’s Layout1b cPCI-7200 Layout Diagram 10 ∙ Installation Hardware configuration Hardware Installation OutlineCN1 Pin Assignments 12 ∙ Installation Connector Pin AssignmentsCN2 Pin Assignments Installation ∙ CPCI-7200 Pin Assignments 14 ∙ Installation8254 configuration 8254 for Timer Pacer GenerationRegisters Format I/O Registers Format16 ∙ Registers Format Digital Input Register Base + Digital Output Register Base +DIO Status & Control Register Base + Digital Input Mode Setting Digital Output Mode Setting18 ∙ Registers Format Interrupt Control Interrupt Status & Control Register Base + 1CDigital I/O Fifo Status Address Base + 1C Attribute READ/WRITE Data Format20 ∙ Registers Format Timer Configuration ControlIreq Polarity Selection Fifo Control and Status cPCI-7200 onlyFifoff Read only Full flag of the DI Fifo 1 DI Fifo is full 22 ∙ Registers Format 8254 Timer Registers Base +Operation Theorem Direct Program ControlOperation Theorem ∙ Timer Pacer Mode Timer24 ∙ Operation Theorem Handshaking External Clock Mode26 ∙ Operation Theorem Inreq Inack≥ 60ns CYC ≥ 5 PCI CLK Cycle ≥ 2ns ≥ 30ns Timing Characteristic≥ 0ns ≥ 60ns ≥ 2 PCI CLK Cycle ≥ 1 PCI CLK Cycle Outreq O REQ Outack O ACK Libraries Installation ++ Libraries30 ∙ C/C++ Libraries ++ Libraries ∙ Programming Guide++ DOS 7200InitialVisual C++ Windows Visual Basic Windows7200AUXDI 7200SwitchCardNo7200AUXDIChannel 7200AUXDO34 ∙ C/C++ Libraries 7200DI 7200AUXDOChannel10 7200DIChannel 11 7200DO36 ∙ C/C++ Libraries 12 7200DOChannel 38 ∙ C/C++ Libraries 13 7200AllocDMAMem15 7200AllocDBDMAMem 14 7200FreeDMAMem16 7200FreeDBDMAMem 17 7200DIDMAStart40 ∙ C/C++ Libraries ++ Libraries ∙ 42 ∙ C/C++ Libraries Clearfifo 18 7200DIDMAStatus19 7200DIDMAStop 20 7200DblBufferMode44 ∙ C/C++ Libraries 22 7200DblBufferTransfer 21 7200CheckHalfReady23 7200GetOverrunStatus 24 7200DODMAStart46 ∙ C/C++ Libraries 25 7200DODMAStatus ModeThis memory should be double-word alignment 48 ∙ C/C++ Libraries 26 7200DODMAStop@ Argument 27 7200DITimer50 ∙ C/C++ Libraries 28 7200DOTimerInt W7200DOTimer U16 c1, U16 c2, Booelan mode 52 ∙ Double Buffer Mode Principle Double Buffer Mode PrincipleDouble Buffer Mode Principle ∙ 54 ∙ Limitation LimitationProduct Warranty/Service ∙ Product Warranty/Service

PCI-7200, cPCI-7200 specifications

The Intel cPCI-7200 is a high-performance, rugged computing platform designed to meet the demands of embedded and telecommunications applications. As a part of Intel’s CompactPCI family, the cPCI-7200 highlights the commitment to providing advanced processing capabilities in a flexible and modular form factor.

One of the standout features of the cPCI-7200 is its powerful multicore processing capabilities. It is equipped with Intel's latest x86 architecture, offering multiple cores that enable efficient execution of parallel tasks. This makes the cPCI-7200 particularly suitable for applications requiring real-time processing, such as network and communication systems. Additionally, the system supports high-speed data transfer, essential for bandwidth-intensive applications.

The cPCI-7200 also integrates advanced I/O technologies, ensuring that users can connect various peripherals and devices. With support for PCI Express, Ethernet, and other high-speed interfaces, the system provides a robust communication backbone for data-intensive applications. The modular design of CompactPCI allows for easy expansion, accommodating custom I/O cards as per specific application needs.

Built to function in harsh environments, the cPCI-7200 is designed with ruggedness in mind. It meets stringent environmental standards, which include resistance to shock, vibration, and temperature extremes. This makes the platform especially suitable for deployment in aerospace, military, and industrial settings where reliability is critical.

Furthermore, the Intel cPCI-7200 incorporates extensive power management features, which enhance overall system efficiency and reduce energy consumption. The adaptive power management capabilities enable the system to adjust power usage based on workload requirements, making it an eco-friendly option in comparison to other embedded systems.

Another significant characteristic of the cPCI-7200 is its scalability. The system can accommodate varying performance levels depending on application demands. Users can select from various processing options and add or remove resources as required, making this platform not only versatile but also cost-effective in the long run.

In summary, the Intel cPCI-7200 is a powerful, flexible, and rugged computing solution that caters to the evolving needs of embedded and telecommunications markets. With its advanced processing capabilities, extensive I/O options, rugged construction, energy-efficient design, and scalable architecture, it stands out as a reliable choice for developers looking to build high-performance applications in various challenging environments.
Top Page Image Contents