Intel PM915P-478, PM915-478 manual IDE Primary/ Secondary Master/Slave Udma Default:Auto

Page 13

—

Video BIOS Cacheable

Default:Disabled

— Memory Hole At 15M-16M

Default:Disabled

— PCI Express Root port Function

Default: Press Enter

 

PCI Express port 1

Default: Auto

 

PCI Express port 2

Default: Auto

 

PCI Express port 3

Default: Auto

 

PCI Express port 4

Default: Auto

 

PCI Express port 5

Default: Auto

 

PCI Express port 6

Default: Auto

 

PCI-E Compliancy Mose

Default: v1.0a

 

**VGA Setting **

 

—

PEG/Onchip VGA Control

Default:Auto

— On-chip Frame Buffer Size

Default:8MB

—

DVMT Mode

Default:DVMT

—

FIXED Memory Size

Default:128MB

—

DVMT Memory Size

Default:128MB

—

Boot Display

Default:Auto

5.5

Integrated Peripherals

 

— OnChip IDE Device

Default: Press Enter

— IDE HDD Block Mode

Default:Enabled

— IDE DMA Transfer access

Default:Enabled

— On-Chip Primary/ Secondary PCI IDE

 

Chipset inside the first/second channel of PCI IDE interface

 

Default:Enabled

—

IDE Primary/Secondary Master/Slave PIO

 

The first/second IDE primary master/primary slave control PIO mode

 

Default:Auto

—

IDE Primary/ Secondary Master/Slave UDMA Default:Auto

11

Image 13
Contents PM915-478 PM915P-478 Date:2009.1 Contents Introduction Key Features: -Chipset:Package Contents Mainboard Locations Installation Connectors Bios SetupFunction Port Panel Main menu Standard Cmos Features — Total Memory Advanced Bios FeaturesAdvanced Chipset Features IDE Primary/ Secondary Master/Slave Udma Default:Auto Default p1,p3 is Secondary Default:3F8/IRQ4/2F8/IRQ4 Set Supervisor Password &Set User Password