Intel MB900-R Advanced Bios Features, CPU Feature, Hard Disk Boot Priority, Virus Warning

Page 35

BIOS SETUP

Advanced BIOS Features

Phoenix - AwardBIOS CMOS Setup Utility

Advanced BIOS Features

 

 

 

 

 

 

CPU Feature

Press Enter

ITEM HELP

 

 

Hard Disk Boot Priority

Press Enter

 

 

 

Virus Warning

Disabled

 

 

 

Menu Level >

 

 

CPU L1 and L2 Cache

Enabled

 

 

 

CPU L3 Cache

Enabled

 

 

 

Quick Power On Self Test

Enabled

 

 

 

First Boot Device

Floppy

 

 

 

Second Boot Device

Hard Disk

 

 

 

Third Boot Device

CDROM

 

 

 

Boot Other Device

Enabled

 

 

 

Swap Floppy Drive

Disabled

 

 

 

Boot Up Floppy Seek

Disabled

 

 

 

Boot Up NumLock Status

On

 

 

 

Gate A20 Option

Fast

 

 

 

Typematic Rate Setting

Disabled

 

 

 

Typematic Rate (Chars/Sec)

6

 

 

 

Typematic Delay (Msec)

250

 

 

 

Security Option

Setup

 

 

 

APIC Mode

Enabled

 

 

 

MPS Version Control for OS

1.4

 

 

 

OS Select For DRAM>64MB

Non-OS2

 

 

 

Report No FDD For WIN 95

Yes

 

 

 

Small Logo (EPA) Show

Enabled

 

 

 

 

 

 

 

 

 

 

 

 

CPU Feature

Press Enter to configure the settings relevant to CPU Feature.

Hard Disk Boot Priority

With the field, there is the option to choose, aside from the hard disks connected, Bootable add-in Cardswhich refers to other external devices.

Virus Warning

If this option is enabled, an alarm message will be displayed when trying to write on the boot sector or on the partition table on the disk, which is typical of the virus.

CPU L1 / L2 / L3 Cache

Cache memory is additional memory that is much faster than conventional DRAM (system memory). CPUs from 486 -type on up contain internal cache memory, and most, but not all, modern PCs have additional (external) cache memory. When the CPU requests data , the system transfers the requested data from the main DRAM into cache memory, for even faster access by the CPU. These items allow you to enable (speed up memory access) or disable the cache function. By default, these items are Enabled.

 

 

MB900-R User’s Manual

31

Image 35
Contents Version USER’S ManualAcknowledgments Table of Contents This page is intentionally left blank Introduction ChecklistCPU FSB MB900-R SpecificationsBoard Dimensions Installations Installing the CPU Installing the Memory ATX Power InstallationSetting the Jumpers Jumper Locations on MB900-R JP1, JP2, JP3 RS232/422/485 COM2 Selection JP4 IDE DMA Mode SettingJP6 Clear Cmos Contents JP7 CF Socket Master / Slave Selection Connectors on MB900-R Connector Locations on MB900 -R ATX2 ATX 12V Power Connector ATX1 24-pin ATX Power ConnectorCN2, J2, J7, J8 COM1/2/3/4 Serial Ports CN1 PS/2 Keyboard and PS/2 Mouse ConnectorsCN4 VGA CRT Connector CN3 Parallel Port ConnectorTX+ J3 Audio Front Header J1 Digital I/O Connector 4 in, 4 outJ5 USB4/USB5 Connector J6 USB6/USB7 ConnectorFAN1 CPU Fan Power Connector J9 Wake On LAN ConnectorJ10 System Function Connector J11 IrDA ConnectorIDE1 Primary IDE Connectors FAN2, FAN3, FAN4 Fan Power ConnectorsSample Code Watchdog Timer ConfigurationSetW627EHFLD0x08 UnlockW627EHF OutportbW627EHFINDEXPORT, REG OutportbW627EHFDATAPORT, Data LockW627EHF Switch to logic device Bios Setup Bios Setup Bios IntroductionPhoenix AwardBIOS Cmos Setup Utility Date Standard Cmos SetupDrive a / Drive B TimeIDE Channel Master/Slave Halt On VideoVirus Warning Advanced Bios FeaturesCPU Feature Hard Disk Boot PriorityBoot Up Floppy Seek Quick Power On Self TestFirst/Second/Third Boot Device Boot Other DeviceMPS Version Control for OS Typematic Delay MsecApic Mode Security OptionCAS Latency Time Advanced Chipset FeaturesDram RAS# to CAS# Delay Dram Timing SelectableOn-Chip VGA Setting Precharge Delay tRASSystem Bios Cacheable Video Bios CacheableOnChip IDE Device Integrated PeripheralsOnChip Primary/Secondary PCI IDE IDE HDD Block ModeIDE DMA Transfer Access On-chip Primary PCI IDE EnabledHot Key Power on On-Chip Serial ATA SettingPower on Function KB Power on PasswordPwron After PWR-Fail Uart Mode SelectOnboard Serial Port Acpi Function Power Management SetupRUN Vgabios if S3 Resume Power ManagementResume by Alarm Suspend ModeHDD Power Down Power On by RingReload Global Timer Events PNP/PCI Configurations PC Health Status CPU Warning TemperatureTemperatures/Voltages Spread Spectrum Modulated Frequency/Voltage ControlCPU Clock Ratio Auto Detect PCI ClkSave & Exit Setup Load Fail-Safe DefaultsLoad Optimized Defaults Set Supervisor PasswordDrivers Installation Intel 945G Chipset Software Installation Utility Drivers Installation Intel 945G Chipset Graphics Driver Realtek Codec Audio Driver Installation Marvell 88E8052 LAN Drivers Installation Intel PRO LAN Drivers Installation This page is intentionally left blank O Port Address Map AppendixLevel Function Interrupt Request Lines IRQ

MB900-R specifications

The Intel MB900-R is an advanced embedded microcontroller designed for a variety of applications that require high performance, low power consumption, and robust connectivity options. Specifically built to cater to the needs of industrial automation, motor control, and IoT devices, the MB900-R series boasts a range of features that enhance its versatility and usability.

One of the standout characteristics of the MB900-R is its powerful multi-core architecture. It often integrates several cores, enabling it to handle simultaneous tasks efficiently. This feature is particularly beneficial in applications that require real-time processing and quick responsiveness.

The device is built on Intel's modern manufacturing processes, which ensure exceptional energy efficiency. This makes the MB900-R suitable for battery-operated devices and applications where power conservation is critical. Its low thermal output contributes to reliability, even under heavy loads, which is essential for long-term deployment in industrial environments.

In terms of connectivity, the MB900-R offers a variety of interfaces, including SPI, I2C, UART, and Ethernet. Such capabilities facilitate seamless integration with numerous sensors and other peripherals, making it highly adaptable to different use cases. Furthermore, the microcontroller supports various wireless communication protocols, such as Bluetooth and Wi-Fi, enabling developers to create connected applications for the Internet of Things.

Moreover, the MB900-R series includes advanced security features, which are increasingly important in today’s connected landscape. With built-in encryption and secure boot processes, the device ensures data integrity and protection against unauthorized access, catering to sectors where data security is paramount.

The robust toolchain and software compatibility provided by Intel makes it easier for developers to create, debug, and deploy applications quickly. With support for multiple programming languages and development environments, the MB900-R allows for flexibility in coding, ensuring that developers can utilize the best tools for their specific needs.

Overall, the Intel MB900-R microcontroller exemplifies cutting-edge design and technology in embedded systems, making it an ideal choice for a wide range of high-performance, low-power applications across industries, including automotive, industrial, and consumer electronics. Its efficient architecture, extensive connectivity options, security features, and developer-friendly ecosystem position it as a vital component in the smart devices of tomorrow.