IBM 25CPC710 user manual Ibm

Page 8

(c)Copyright International Business Machines Corporation 2001 All Rights Reserved

Printed in the United States of America November 2001

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both:

IBM

PowerPC

IBM Logo

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

Page 8 of 8

Version 1.0

11/08/01

Image 8
Contents Abstract OverviewProcessor Interface Voltage Level and Bus Speed Differences O Signal New FunctionalityO Signals for 4-way Processor Support Memory Interface Extended Sdram Addressing Extended Memory SizeSupported Memory Types Maximum Number of Memory Banks Decreased from 8 toPCI-32 Interface Now Supports External Arbiter Usage Power and PLL New Supply VoltagesExtended Addressing of PCI Memory Packaging Changes FC-PBGA Package instead of Cbga O Pins Multiplexed O Pin AdditionsFollowing I/Os are new on the DD3 revision Following I/Os are multiplexed on the DD3 revisionPerformance Enhancements and Improvements IBM CorporationIBM