Switch S2-6 and S2-7: Clock Mode
Set Switch
ing.
Clock Mode | ||
Off | Off | Network Clock. Transmitter timing is |
|
| derived from the received line signal. |
On | Off | Internal Clock. Transmitter clock is |
|
| derived from an internal oscillator. |
NOTE 1: When using the Model 2720 as a
If the ERR LED on the front of the unit is flashing (or on) it could be an indication of a clocking problem. Double check your clock mode settings and Tx Clock Invert
Switch S2-8 Reserved
3.1.2 Switch S1
The chart below shows the default configurations for Switch S1. A description of all S1 options follows this table.
S1 SUMMARY TABE
| Position | Function | Factory Default | Selected Option | |||||
|
|
|
|
|
|
|
|
|
|
| RDL Type | On |
| V.54 RDL | |||||
| Reserved | On |
|
|
|
|
|
| |
| Tx Clock Invert | Off |
|
| Normal | ||||
|
|
|
|
|
|
| |||
| Line Build Out | Off |
|
|
|
|
|
| |
|
| 0dB |
|
|
| ||||
|
| Off |
|
|
| ||||
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
| |||
| Reserved | Off |
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
| Reserved | Off |
|
|
|
|
|
| |
| Reserved | Off |
|
|
|
|
|
|
Switch S1-1: RDL Type
Switch
RDL Type | |
On | Initiate a V.54 RDL loop when selected |
Off | Initiate a CSU loopback when selected |
Switch S1-2: Reserved
11 | 12 |