Texas Instruments TPS65023B, TPS650231EVM manual Board Layout

Page 6

Board Layoutwww.ti.com

VOUT _ DCDC2,MIN = V _ REF × (1 + R1 )) + (V _ REF − VLDO2,MAX) × ( R1 )

R2

R3

 

 

(2)

VOUT _ DCDC2,MAX = V _ REF × (1 +

R1

)) + (V _ REF − VLDO2,MIN) × (

R1

)

 

 

 

R2

 

R3

 

 

(3)

The most straight forward way is to choose a value for R6 according to the recommendations in the converter data sheet.

4Board Layout

This section provides the TPS65023B/TPS650231EVM-664 board layout and illustrations.

4.1Layout

Board layout is critical for all switch mode power supplies. Figure 1 through Figure 5 show the board layout for the TPS65023B/TPS650231EVM-664 PCB. The nodes with high switching frequencies and currents are short and are isolated from the noise-sensitive feedback circuitry. Careful attention has been given to the routing of high-frequency current loops. See the data sheet for specific layout guidelines.

Figure 1. Assembly Layer

6

TPS65023B/TPS650231EVM

SLVU394 –October 2010

 

 

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Image 6
Contents Introduction RequirementsPersonal Computer Features Electrical Performance Specification Input/Output Connector Description Setup Modifications Setting the Output VoltageSetting the Output Voltage for DCDC2, TPS650231 Simple Two-Point Voltage Scaling, TPS650231Board Layout LayoutTop Layer Routing Layer-2 Routing, GND Plane Layer-3 Routing, Vin Plane Bottom Layer Routing Schematic and Bill of Materials SchematicBill of Materials Related DocumentationTPS65023B/TPS650231EVM-664 Bill of Materials Evaluation Board/Kit Important Notice FCC WarningEVM Warnings and Restrictions Important Notice Products Applications