Texas Instruments TPS65023B, TPS650231EVM manual Layer-2 Routing, GND Plane

Page 8

Board Layout

www.ti.com

Figure 3. Layer-2 Routing, GND Plane

8	TPS65023B/TPS650231EVM	SLVU394 –October 2010
		Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

Image 8

Contents Personal Computer IntroductionRequirements Features Electrical Performance SpecificationInput/Output Connector Description Setup Setting the Output Voltage Setting the Output Voltage for DCDC2, TPS650231 Modifications Simple Two-Point Voltage Scaling, TPS650231Board Layout LayoutTop Layer Routing Layer-2 Routing, GND Plane Layer-3 Routing, Vin Plane Bottom Layer Routing Schematic and Bill of Materials SchematicTPS65023B/TPS650231EVM-664 Bill of Materials Bill of MaterialsRelated Documentation EVM Warnings and Restrictions Evaluation Board/Kit Important NoticeFCC Warning Important Notice Products Applications