Features
•25- to
•Wide range of spread selections (9)
•Accepts clock or crystal inputs
•Provides four clocks
—SSCLK1a
—SSCLK1b
—SSCLK2
—REFOUT
•
—3.3V = 70 mW (typical @ 40 MHz, no load)
CY25566
Spread Spectrum Clock Generator
•Center spread modulation
•Low
•
Applications
•
•LCD panels and monitors
•Printers and MFPs
Benefits
•Peak EMI reduction by 8 to 16 dB
•Fast time to market
•Cost reduction
Block Diagram | Pin Configuration |
|
|
|
|
| REFOFF |
|
|
|
|
|
|
|
| 2 |
|
|
|
|
| 300K |
|
| 3 | REFOUT | XIN/CLKIN | 1 |
|
|
|
|
| ||||
|
|
|
|
|
|
| ||
Xin/ | 1 | REFERENCE |
|
|
|
| REFOFF | 2 |
|
|
|
|
|
| |||
CLK | DIVIDER | PD | CP | Loop |
| REFOUT | 3 | |
|
|
| Filter |
|
|
| ||
|
|
|
|
|
| VDD | 4 | |
|
|
|
|
|
|
| ||
Xout | 16 | MODULATION | FEEDBACK |
|
| VSS | 5 | |
vco |
|
|
| |||||
|
|
| S2 | 6 | ||||
|
| CONTROL | DIVIDER |
| ||||
|
|
|
|
S3 7
SSCLK1a 8
VDD | 4 | INPUT |
| DIVIDER |
| |
|
| DECODER |
| & | 8 SSCLK1a | |
|
| LOGIC |
| MUX |
| |
VSS | 5 | VDD |
| VDD |
| 9 SSCLK1b |
VSS 11 | 20 K |
| 20 K | /2 | 15 SSCLK2 | |
|
|
| ||||
|
|
|
| RANGE |
| |
VSS 14 |
|
| CONTROL |
| ||
20 K |
| 20 K |
|
| ||
|
|
|
|
| ||
|
| VSS |
| VSS |
|
|
| 10 | 12 | 13 | 6 | 7 |
|
| SSCC | S1 | S0 | S2 | S3 |
|
CY25566
16XOUT
15SSCLK2
14VSS
13S0
12S1
11VSS
10SSCC
9 SSCLK1b
Cypress Semiconductor Corporation • 3901 North First Street • San Jose | • CA 95134 • |
Document #: | Revised October 26, 2005 |
[+] Feedback