Cypress CY7C1215H manual Switching Waveforms, Read Cycle Timing16

Page 10

CY7C1215H

Switching Waveforms

Read Cycle Timing[16]

tCYC

CLK

tCH

tADS tADH

ADSP

ADSC

tAS tAH

tCL

tADS tADH

ADDRESS

GW, BWE, BW[A:D]

A1

A2	A3
tWES tWEH	Burst continued with
tWES tWEH	new base address

CE

ADV

OE

Data Out (Q)

tCES tCEH

	tADVS	tADVH
				ADV
				suspends
				burst.
		tOEV	tCO
	tOEHZ	tOELZ	tDOH
	tCLZ
High-Z	Q(A1)		Q(A2)	Q(A2 + 1)	Q(A2 + 2)	Q(A2 + 3)
	tCO
	Single READ				BURST READ
			DON’T CARE	UNDEFINED

Deselect cycle

tCHZ

Q(A2)

Q(A2 + 1)

Burst wraps around to its initial state

Note:

16. On this diagram, when CE is LOW, CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH, CE1 is HIGH or CE2 is LOW or CE3 is HIGH.

Document #: 38-05666 Rev. *B

Page 10 of 15

[+] Feedback

Image 10

Contents Functional Description1 FeaturesLogic Block Diagram Cypress Semiconductor CorporationCY7C1215H Pin Configuration Pin TqfpSelection Guide 166 MHz 133 MHz UnitPin Definitions Functional Overview Sleep ModeBurst Sequences Next Cycle Add. Used Interleaved Burst Address Table Mode = Floating or VDDFirst Second Third Fourth Address A1, A0 Adsp Adsc ADVFunction Truth Table for Read/Write2BWE BW D BW C BW B BW a Operating Range Electrical Characteristics Over the Operating Range7 Maximum Ratings Ambient RangeThermal Resistance9 Capacitance9AC Test Loads and Waveforms Switching Characteristics Over the Operating Range 10 Switching Waveforms Read Cycle Timing16Write Cycle Timing16 Read/Write Cycle Timing16, 18 CLZZZ Mode Timing20 DON’T CareOrdering Information Package DiagramPin Tqfp 14 x 20 x 1.4 mm Document History Issue Date Orig. Description of ChangeREV ECN no