Cypress CY7C1215H manual Write Cycle Timing16

Page 11

CY7C1215H

Switching Waveforms (continued)

Write Cycle Timing[16, 17]

tCYC

CLK

tCH

tCL

tADS

tADH

ADSP

tADS

tADH

ADSC extends burst

tADS

tADH

ADSC

tAS

tAH

ADDRESS

Byte write signals are

ignored for first cycle when

tWES tWEH

ADSP initiates burst

BWE,

BW[A :D]

tWES tWEH

tCES

tCEH

tADVS tADVH

ADV

ADV suspends burst

tDS

tDH

Data In (D)

High-Z

D(A1)

D(A2)

D(A2 + 1)

D(A2 + 2)

D(A2 + 3)

D(A3)

D(A3 + 1)

D(A3 + 2)

OEHZ

Data Out (Q)

BURST READ	Single WRITE	BURST WRITE
	DON’T CARE	UNDEFINED

Note:

17. Full width Write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW[A:D] LOW.

Extended BURST WRITE

Document #: 38-05666 Rev. *B

Page 11 of 15

[+] Feedback

Image 11

Contents Cypress Semiconductor Corporation FeaturesLogic Block Diagram Functional Description1166 MHz 133 MHz Unit Pin Configuration Pin TqfpSelection Guide CY7C1215HPin Definitions Burst Sequences Sleep ModeFunctional Overview Adsp Adsc ADV Interleaved Burst Address Table Mode = Floating or VDDFirst Second Third Fourth Address A1, A0 Next Cycle Add. UsedBWE BW D BW C BW B BW a Truth Table for Read/Write2Function Ambient Range Electrical Characteristics Over the Operating Range7Maximum Ratings Operating RangeAC Test Loads and Waveforms Capacitance9Thermal Resistance9 Switching Characteristics Over the Operating Range 10 Read Cycle Timing16 Switching WaveformsWrite Cycle Timing16 CLZ Read/Write Cycle Timing16, 18DON’T Care ZZ Mode Timing20Pin Tqfp 14 x 20 x 1.4 mm Package DiagramOrdering Information REV ECN no Issue Date Orig. Description of ChangeDocument History