Motorola 6806800C47B API Description, Service Extensions, NcsCkptRegisterCkptArrivalCallback

Page 17

API Description

2

2.1Service Extensions

The current release of NCS Checkpoint Service provides one API and a callback function in addition to the APIs defined in the SAF-AIS Checkpoint Service document SAF-AIS-CKPT- B.01.01. These APIs are defined as 'stand-alone' APIs so that other SAF-defined APIs are not disturbed, and compliance to SAF is not compromised. These extensions are defined to provide the hot-standby support to the Checkpoint Service user applications.

2.1.1ncsCkptRegisterCkptArrivalCallback()

Prototype

SaAisErrorTncsCkptRegisterCkptArrivalCallback(

SaCkptHandleT ckptHandle,

ncsCkptCkptArrivalCallbackT ckptArrivalCallback

);

Parameters

The following table describes the possible parameters.

Table 2-1 ncsCkptRegisterCkptArrivalCallback() Parameters

Parameter

Description

 

 

ckptHandle - [in]

The handle obtained through the

 

saCkptInitialize() function,

 

designating this particular initialization of

 

the Checkpoint Service.

 

 

ckptArrivalCallback - [in]

The function pointer that the CKPT

 

service shall invoke whenever an opened

 

checkpoint scoped to ckptHandle is

 

updated.

 

 

Description

This call registers the function callback that will be invoked whenever a opened checkpoint scoped to ckptHandle is updated. Though it can be invoked any time, the most likely time to invoke is just after saCkptInitialize() has been invoked. A client will not invoke this call at all if it does not wish to be notified in real-time about checkpoint updates.

Return Values

Checkpoint Service Programmer’s Reference (6806800C47B)

17

Page 16 Page 18
Image 17
Page 16 Page 18
Contents Checkpoint Service Trademarks Contents Contents List of Tables List of Tables List of Figures Checkpoint Service -SubpartsList of Figures Abbreviations Overview of ContentsAbout this Manual About this Manual Abbreviation Definition ConventionsNotation Description BoldComments and Suggestions Summary of ChangesAbout this Manual Part Number Publication Date DescriptionAbout this Manual Overview IntroductionCheckpoint Director Models and ConceptsCheckpoint Node Director Introduction Models and ConceptsCompliance Report Compliance Table Checkpoint ServiceCheckpoint Agent Checkpoint Agent IntroductionIntroduction Related SAF Standard Documents Related SAF Standard DocumentsAPI Description Service ExtensionsNcsCkptRegisterCkptArrivalCallback NcsCkptRegisterCkptArrivalCallback ParametersNcsCkptRegisterCkptArrivalCallback Return Values 2 *ncsCkptCkptArrivalCallbackNcsCkptCkptArrivalCallback Parameters API Description NcsCkptCkptArrivalCallbackImplementation Notes API Description Implementation NotesUsage of Non-Collocated Checkpoints Time-out Arguments for Checkpoint Service APIs ConfigurationCancellation of Pending Callbacks Maximum Number of Replicas Per NodeShared Memory Configuration Service DependenciesShared Memory Configuration API Description Maximum Data Size Per One write or OverwriteMIB table id \ trap id Description Management InterfaceSAF-CHK-SVC-v75 MIB Sample Application Run the Checkpoint Service DemoSample Application Sample Application Output Sample Application OutputMotorola Embedded Communications Computing Documents Related DocumentationTable B-1 Motorola Publications Document Title Publication NumberTable B-2 Related Specifications Related SpecificationsRelated Documentation Related Specifications Document Title Version/Source

6806800C47B specifications

The Motorola 68000 series microprocessor, which includes the 68000, 68010, 68020, and others, significantly impacted the development of computing technology. Among its variants is the Motorola 68000, often referenced for its advanced features, performance, and capacity for versatility, making it one of the most prominent processors in its time.

The Motorola 68000, with its 16-bit data bus and 32-bit internal architecture, provided a potent combination of speed and efficiency. This processor features a clock speed ranging from 5 to 25 MHz, enabling high-performance computing for a range of applications, from personal computers to embedded systems. It utilizes a sophisticated instruction set that accommodates complex operations, enabling developers to write efficient and powerful software.

One of the main characteristics of the Motorola 68000 is its ability to address 24 bits of memory space, allowing it to access up to 16 MB of RAM directly. This memory addressing capability was an impressive feature during its release, supporting more extensive and more complex applications than most contemporaries could handle at the time.

The architecture of the Motorola 68000 is notable for its orthogonal design, which provides a rich set of addressing modes, making it versatile for various programming tasks. Its instruction set includes operations for arithmetic, logic, and data manipulation, coupled with strong support for multitasking and complex data structures, essential for modern operating systems.

In terms of technology, the Motorola 68000 employed a dual-processor architecture that enabled it to work alongside other processors, such as the Motorola 68881 and 68882 floating-point coprocessors, significantly enhancing its computational capabilities especially in graphics, scientific calculations, and complex algorithms.

Furthermore, the 68000 series processors were known for their excellent interrupt handling capabilities, making them suitable for real-time applications. This feature was particularly valuable in embedded systems, telecommunications, and industrial control systems, allowing for responsiveness in processing external events.

The 68000 microprocessor also gained popularity in the world of gaming and graphics, being utilized in iconic devices like the Sega Genesis and the Atari ST series. Its performance and flexibility in diverse applications ensured that the 68000 series left an indelible mark on the evolution of computing technology, influencing generations of system design.

In conclusion, the Motorola 68000, particularly the 68000 series, is a foundation in microprocessor history, celebrated for its capabilities in memory management, software development, and multi-faceted applications that paved the way for modern computing.
Top Page Image Contents