SETUP BIOS .4
Configuration Chip
4. BIOS SETUP
SDRAM Configuration [By SPD]This sets the optimal timings for SDRAM related fields, depending on the memory modules that you are using. Default setting is [By SPD], which configures the subsequent 3 items by reading the contents in the SPD (Se- rial Presence Detect) device. The EEPROM on the memory module stores critical parameter information about the module, such as memory type, size, speed, voltage interface, and module banks. Configuration options: [User Define] [7ns(143MHz)] [8ns(125MHz)] [By SPD]
SDRAM CAS LatencyThis controls the latency between the SDRAM read command and the time that the data actually becomes available. NOTE: This field will only be adjustable when SDRAM Configuration is set to [User Define].
SDRAM RAS Precharge TimeThis controls the idle clocks after issuing a precharge command to the SDRAM. NOTE: This field will only be adjustable when SDRAM Configuration is set to [User Define].
SDRAM RAS to CAS DelayThis controls the latency between the SDRAM active command and the read/write command. NOTE: This field will only be adjustable when SDRAM Configuration is set to [User Define].
PCI Master Read CachingDefault: [Enabled] for Athlon Processors / [Disabled] for Duron Processors
Leave on default setting. Configuration options: [Disabled] [Enabled]
Delayed TransactionDefault: [Enabled] for Athlon Processors / [Disabled] for Duron Processors
Leave on default setting. Enabled, this frees the PCI Bus when the CPU is accessing
Configuration options: [Disabled] [Enabled]
Byte Merge [Disabled]To optimize the data transfer on PCI, this merges a sequence of individual memory writes (bytes or words) into a single
Configuration options:
64 | ASUS A7V User’s Manual |