![](/images/new-backgrounds/1174109/17410921x1.webp)
| Table |
| |||
|
|
|
|
|
|
Address lines | A9 | A8 | A7 | A6 | A5 |
|
|
|
|
|
|
Address Selected | 1 | 2 | 3 | 4 | 5 |
|
|
|
|
|
|
Off | On | Off | On | On | |
|
|
|
|
|
|
Off | On | Off | On | Off | |
|
|
|
|
|
|
Off | Off | Off | On | On | |
|
|
|
|
|
|
On | Off | Off | On | Off | |
|
|
|
|
|
|
Off | On | Off | Off | Off | |
|
|
|
|
|
|
Figure 3-1 shows the correlation between the DIP-switch setting and the address bits used to determine the base address. In the example below, address 2E0 is selected as a base. Address 2E0 in binary is XX 10 111X XXXX where X = a non-selectable address bit.
A9 |
|
|
|
|
| A5 |
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
ON |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
OFF |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
1 |
| 2 | 3 | 4 | 5 |
| 6 | 7 | 8 |
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure 3-1. DIP Switch Setting.
13