![](/images/new-backgrounds/1135689/13568923x1.webp)
POWER AMPLIFIER (IC201: LA4620) |
|
|
|
|
|
| |||
The power amplifier is a |
|
| |||||||
|
| + |
|
|
|
|
|
| 19 Boot11 |
IN11+ | 3 |
|
|
|
|
|
|
| |
Input |
|
|
| Power |
| 20 OUT11 | |||
|
|
|
|
|
| ||||
IN11– | 5 | Amp. |
| Amp. |
|
| Amp. |
|
|
– |
|
|
|
|
|
|
| ||
|
|
|
| RL Short |
|
|
|
| |
|
|
|
|
|
|
|
| 21 PoGND1 | |
|
|
|
|
| Protector |
|
|
| |
| 4 | – |
|
|
|
|
|
| |
IN12– |
|
|
|
|
|
|
| ||
Input |
|
|
| Power |
| 22 OUT12 | |||
|
|
|
|
|
| ||||
|
| Amp. |
| Amp. |
|
| Amp. |
|
|
|
| + |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 23 Boot12 |
|
|
| Terminal |
| Ripple | Pop Noise |
| ||
|
|
| Protection |
| Prevention | 1 VCC1 | |||
PriGND | 6 |
|
| Filter |
| ||||
| Circuit |
|
|
| Circuit |
| |||
|
| + |
|
|
|
|
|
| 18 Boot21 |
IN21+ | 9 |
|
|
|
|
|
|
| |
Input |
|
|
| Power |
| 17 OUT21 | |||
|
|
|
|
|
| ||||
IN21– | 7 | Amp. |
| Amp. |
|
| Amp. |
| |
|
|
|
|
| |||||
– |
|
|
|
|
|
|
| ||
|
|
|
| RL Short |
|
|
|
| |
|
|
|
|
|
|
|
| 15 PoGND2 | |
|
|
|
|
| Protector |
|
|
| |
|
| – |
|
|
|
|
|
| |
IN22– | 8 |
|
|
|
|
|
|
| |
Input |
|
|
| Power |
| 14 OUT22 | |||
|
|
|
|
|
| ||||
|
| Amp. |
| Amp. |
|
| Amp. |
| |
|
|
|
|
|
|
| |||
|
| + |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 12 Boot22 |
|
| 16 | 2 | 10 |
|
| 11 | 13 |
|
|
| NC | DC | MUTE |
|
| VCC2 | ADJ |
|
LED DRIVING |
|
| LVDD |
|
|
|
|
| |
|
|
|
|
|
|
|
| ||
|
| La ~ Lg, Lp |
|
| LD0 ~ LD7 |
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| CPU |
|
|
|
|
|
|
| Q15 ~ Q18 | |||||
|
|
|
|
|
|
|
|
|
|
| LSI14 | |
| IC301 |
| LED Driver |
|
|
|
| |||||
|
|
|
|
|
|
|
| |||||
| BA612 |
| IC17 |
|
|
|
| HD6433294A19F | ||||
LED Driver |
|
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
| P40 | ||
|
|
|
|
|
| KO0 ~ KO3, KO5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| P41 | |||
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
LG
RESET CIRCUIT
KO Signal Generator
When batteries are set or an AC adapter is connected, the reset IC provides a low pulse to the CPU. The CPU then initializes its internal circuit and clears the working storage RAM.
When the power switch is pressed, the CPU receives a low pulse of POWER signal. The CPU provides APO signal to the power supply circuit and raises RESET signal to +5 V to reset the DSP, the key controller and the KO signal generator.
Battery set | VDD | |
| ||
VDD |
| |
RESET |
| |
Reset IC | CPU | |
IC13 | LSI14 | |
RH5VL36AA | HD6433294A19F | |
POWER | ||
From power switch | ||
| ||
APO | P42 | |
| ||
To power supply circuit |
|
| DVDD |
| DVDD | |
|
| |||
|
|
|
|
|
KO Signal Generator |
| DSP | ||
LSI17 |
| LSI11 | ||
| ||||
|
|
|
|
|
| VDD |
| DVDD | |
|
| |||
| ||||
|
|
|
|
|
Working Storage RAM |
| Key Controller | ||
LSI15 |
| LSI16 | ||
| HG52E35P | |||
|
|
|
|
|
— 12 —