Features and Specifications
2.3.3 External Synchronous DRAM Rev.1.01 Oct 28, .2008 2-10REJ10J1351-0101
2
Figure 2.3.5 SDRAM Single Read/Write Timing
tAD1
tAD1
tAD1
tDQMD1
tRASD1
tRASD1
tCSD1
tHI
tSI
tSI
ACT
Tr Trw1
CKIO
CKE
CS3#
RAS#
CAS#
RD/WR#
DQMUU-LL
A11-A1(A9-A0)
A12(A10/AP)
A
14,A13(BA1,0)
D15-0
SDRAMSINGLE READ
Data
tOHZ
tOH
tAC
tLZ
tAD1tAD1tAD1
tAD1tAD1tAD1
tAD1tAD1tAD1
tDQMD1tDQMD1
tCASD1
tCASD1
tRASD1
tRASD1
tCSD1tCSD1
tRDH2
tRDS2
tHI
tSI
tSI
tHI
tRC tRPtRAS tRP
tRC
tRAS
READA ACT
Tc1 Tcw Td1 Tde Tr Trw1Tap
SDRAMSINGLE WRITE
tWDH2
tWDD2
tAD1tAD1
tAD1tAD1
tAD1tAD1
tDQMD1
tRWD1
tRWD1
tCASD1
tCASD1
tCSD1
tHI
tSI
tHI
tDAL
tRP
tRC tRPtRAS tDPL tDAL
tDPL
tRAS tRC
WRITEA ACT
Tc1 Trwl1 Trwl2 TrTap
tRCD