Si4730/31-D60
Broadcast AM/FM Radio Receiver
Description
The Si4730/31 is the industry's first fully integrated, 100% CMOS AM/FM radio receiver IC. The
Leveraging Silicon Laboratories' proven and patented digital receiver architecture, the Si4730/31 delivers superior RF performance and interference rejection in both AM and FM bands. The high integration and complete system production test simplifies
The Si4730/31 solution includes advanced seek algorithms, multipath detection and mitigation, adjustable soft mute, FM
The Si4730/31 utilizes digital processing to achieve high fidelity, optimal performance, and design flexibility. The chip provides excellent pilot rejection, selectivity, and unmatched audio performance, and offers both the manufacturer and the
The
Features
-Worldwide FM band support
-Worldwide AM band support
-AM/FM digital tuning
-EN55020 compliant
-FM multipath detection and mitigation
-FM
-Advanced stereo blend
-AUXIN stereo ADC
-No manual alignment required
-Seven selectable AM channel filters
-Advanced AM/FM seek tuning
-Programmable AVC max gain
-Frequency synthesizer with integrated VCO
-Automatic frequency control (AFC)
-Programmable
-Digital FM stereo decoder
-Integrated LDO regulator
-Wide range of ferrite and air loop antennas supported
-Advanced FM RDS/RBDS processor
-QFN and SSOP
Applications
-Audio video receivers
-Mini/micro systems
-Home theater systems
-Docking stations
-
-Table / clock radios
-Boomboxes
FM / SW | RIN |
|
|
|
|
| S |
| |||
ANT |
|
|
|
|
|
| |||||
LIN |
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
| ||
| FMI |
|
|
|
| RDS |
|
| DOUT | ||
|
|
|
|
| DIGITAL |
| |||||
|
|
|
|
| (Si4731) | DFS | |||||
|
|
| LNA |
|
|
| |||||
|
|
|
|
|
|
|
| AUDIO | |||
|
|
|
|
|
|
|
|
| |||
|
|
| AGC |
|
|
| LOW |
|
| G PO /D C LK | |
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
| |
AM / LW |
| AMI |
|
| M ux | A D C |
|
| D A C | R O U T | |
ANT | RFGND | LNA |
|
|
| DS P |
|
|
| ||
|
|
|
|
|
|
| |||||
|
|
|
| ADC |
|
| DAC | LO U T | |||
|
|
| AGC | M u x |
|
|
| ||||
2.7~5.5 V (QFN) |
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
| ||
2.0~5.5 V (SSOP) | VA |
|
|
|
|
| CONTROL |
|
| ||
+ |
|
| LD O |
| A FC |
|
|
| VD | ||
| GND |
|
|
| INTERFACE |
| |||||
|
|
|
|
|
|
| 1.62 - 3.6 V | ||||
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
| RCLK |
| SEN | SCLK | SDIO | RST |
|
Pin Assignments
Si473x (QFN)
|
| NC | GPO1 | GPO2/INT | GPO3/DCLK | DFS |
|
NC | 1 | 20 | 19 | 18 | 17 | 16 |
|
FMI | 2 |
|
|
|
| 15 | DIN |
RFGND | 3 |
| GND |
| 14 | LOUT/DFS | |
AMI | 4 |
| PAD |
| 13 | ROUT/DOUT | |
RST | 5 |
|
|
|
| 12 | GND |
| 6 | 7 | 8 | 9 | 10 | 11 | VDD |
| SEN | SCLK | SDIO | RCLK | VIO |
|
|
Si473x (SSOP)
DOUT/[RIN] |
| 1 | 24 |
|
| LOUT/[DFS] | |||||
DFS/[LIN] |
| 2 | 23 |
| ROUT/[DOUT] | ||||||
|
| ||||||||||
GPO3/[DCLK] |
| 3 | 22 |
| DBYP | ||||||
|
| ||||||||||
|
|
|
| 4 | 21 |
| VA | ||||
GPO2/[INT] |
|
|
| ||||||||
GPO1 |
| 5 | 20 |
|
| VD | |||||
|
| ||||||||||
| NC |
| 6 | 19 |
|
| RCLK | ||||
|
| ||||||||||
| NC |
| 7 | 18 |
|
| SDIO | ||||
|
| ||||||||||
| FMI |
| 8 | 17 |
|
| SCLK | ||||
|
| ||||||||||
RFGND |
| 9 | 16 |
|
|
|
|
| |||
|
| SEN | |||||||||
| NC |
| 10 | 15 |
|
|
|
|
|
| |
|
| RST | |||||||||
| NC |
| 11 | 14 |
|
| GND | ||||
|
| ||||||||||
| AMI |
| 12 | 13 |
|
| GND | ||||
|
| ||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
AM/FM Receiver | Copyright © 2010 by Silicon Laboratories | 9.17.10 |