Intel EMB-945T manual Clear CMOS JP6, Function, CD-INConnector CN1, Digital I/O Connector CN2

Page 26
2.12 Clear CMOS (JP6)

Mini ITX

E M B - 9 4 5 T

 

 

2.12 Clear CMOS (JP6)

JP6

Function

1-2

Protected (Default)

2-3

Clear

 

 

2.13 CD-IN Connector (CN1)

PinSignal

1CD IN L

2CD_GND

3CD_GND

4CD_IN_R

2.14 Digital I/O Connector (CN2)

This connector offers 4-pair of digital I/O functions and address is set in BIOS. The default address is 2A1H. The pin definitions are illustrated below:

Pin

Signal

 

 

1

Digital-IN/ OUT

2

Digital-IN/OUT

3

Digital-IN/ OUT

4

Digital-IN/ OUT

5

Digital-IN/ OUT

6

Digital-IN/ OUT

7

Digital-IN/ OUT

8

Digital-IN/ OUT

9

+5V

10

GND

The pin definitions and registers mapping are illustrated below:

4 in / 4 out

Pin8

GPI 27

MSB

Pin7

GPI 26

Pin6

Pin5

Pin4

GPI 25

GPI 24

GPO 23

 

 

 

Pin3

GPO 22

Pin2

Pin1

GPO 21

GPO 20

 

 

 

LSB

Chapter 2 Quick Installation Guide 2 - 12

Image 26
Contents Mini-ITX Marvell 88E8053 Ethernet EMB-945TIntel Core Duo/Solo Processor Up to 2.0 GHz AC 97 Audio & Mini PCICopyright Notice Mini-ITXAcknowledgments Packing List Chapter 1 General Information ContentsChapter 2 Quick Installation Guide Chapter 3 Award BIOS Setup Chapter Driver InstallationAppendix B Programming The Watchdog Timer Appendix AChapter 1 General Information General InformationChapter 1.1 Introduction Chapter 1 General Information 1.2Features 1.3 Specifications SystemDisplay Page Mini ITX Quick Installation GuideChapter 2 Quick Installation Guide 2.1 Safety Precautions 2.2 Location of Connectors and Jumpers Locating Connectors and Jumpers Component SideLocating Connectors and Jumpers Solder Side 2.3Mechanical Drawing Component Side Solder Side Jumpers 2.4 List of JumpersConnectors 2.5 List of ConnectorsCN24 Closed 2.6 Setting JumpersOpen 2.9 COM2 Ring/+5V/+12V Selection JP3 2.7 LVDS1-LCDCN12Voltage Selection JP12.8 LVDS2-LCDCN10Voltage Selection JP2 2.10 LCD INVERTER Voltage Selection JP42.12 Clear CMOS JP6 2.13 CD-INConnector CN12.14 Digital I/O Connector CN2 Function8 in 2.15 TV Out Connector CN32.16 Internal Keyboard Connector CN4 8 out2.19 Internal Mouse Connector CN7 2.17 Fan2 Connector CN52.18 Audio 5.1 Channel / SPDIF Connector CN6 2.20 LCD Inverter Connector CN82.21 PCI Express Slot For AAEON CN9 2.22 LVDS2-LCDConnector CN10 2.23 DVI Connector CN112.24 LVDS1-LCDConnector CN12 2.27 Fan1 ConnectorCN15 2.25 COM6 RS-232Serial Port Connector CN132.26 COM3 RS-232Serial Port Connector CN14 Pin Signal2.30 IrDA Connector CN18 2.28 COM5 RS-232Serial Port Connector CN162.29 COM4 RS-232Serial Port Connector CN17 2.33 USB ConnectorCN21 2.31 ATX Power Connector CN192.32 USB Connector CN20 Mini ITXE M B - 9 4 5 T2.34 EIDE Connector CN22 2.35 Front Panel Connector CN23 2.36 COM2 RS-232Serial Port ConnectorAward BIOS Setup Chapter 3 Award BIOS SetupSystem configuration verification 3.1System Test and InitializationAdvanced BIOS Features Entering SetupStandard CMOS Features 3.2Award BIOS SetupPnP/PCI Configurations Advanced Chipset FeaturesPower Management Setup Load Fail-SafeDefaultsExit Without Saving Set Supervisor/User PasswordSave and Exit Setup Driver Installation Chapter 4 Driver InstallationFollow the sequence below to install the drivers 4.1 Installation SetupYukonWin.exeStep 4 - Install Realtek AC97 codec Driver Appendix A I/O Information A-1 I/O InformationAppendix A.1 I/O Address Map Appendix A I/O Information A-2A.2 Memory Address Map A.3 IRQ Mapping Chart Appendix A I/O Information A-3A.4 DMA Channel Assignments Appendix A I/O Information A-4Programming the Watchdog Timer Appendix B Programming the Watchdog Time B-1Appendix B Programming the Watchdog Time B-2 Configuring Sequence DescriptionB.1 Programming 3 Exit the MB PnP Mode 1 Enter the MB PnP Mode2 Modify the Data of the Registers Appendix B Programming the Watchdog Timer B-3Appendix B Programming the Watchdog Time B-4 WatchDog Timer Configuration RegistersConfigure Control Index=02h Appendix B Programming the Watchdog Timer B-5 B.2 IT8712 Watchdog Timer Initial Program game port enable mov cl, call Set Logic Device CALL Read Configuration Data CMP AL,12h RET Exit Configuration Mode ENDPCALL Read Configuration Data CMP AL,87h Read Configuration Data PROC NEARMOV DX,WORD PTR CS Cfg Port+06h IN AL,DX RET call Superio Set Reg pop cx pop ax ret END Mainpush ax push cx xchg al,cl mov cl,07h Set Logic Device endp