Intel LPCI-7200S manual ‹ Timer Configuration Control

Page 33

T0_EN: Interrupt is triggered by timer 0 output.

1:Timer 0 interrupt is enabled

0:Timer 0 interrupt is disabled

T1_EN: Interrupt is triggered by timer 1 output.

1:Timer 1 interrupt is enabled

0:Timer 1 interrupt is disabled

T2_EN: Interrupt is triggered by timer 2 output.

1:Timer 2 interrupt is enabled

0:Timer 2 interrupt is disabled

‹Interrupt Status:

The following bits are used to check interrupt status:

SO_ACK: Status of O_ACK interrupt

1:O_ACK Interrupt occurred

0:No O_ACK interrupt

SI_REQ: Status of I_REQ interrupt

1:I_REQ Interrupt occurred

0:No I_REQ Interrupt

SI_T0: Status of timer 0 interrupt

1:OUT0 (output of timer 0) Interrupt occurred

0:No timer 0 Interrupt

SI_T1: Status of timer 1 interrupt

1:OUT1 (output of timer 1) Interrupt occurred

0:No timer 1 Interrupt

SI_T2: Status of timer 2 interrupt

1:OUT2 (output of timer 2) interrupt occurred

0:No timer 2 Interrupt

Note: Writing “1” to the corresponding bit of the register can clear all interrupt statuses. In order to make the interrupt work properly, the interrupt service routine has to clear all the interrupt status before end of the ISR.

‹Timer Configuration Control:

The 8254 timer on the PCI-7200 can be configured as either timer 0 cascaded with timer 2 or timer 1 cascaded with timer 2. These configurations are controlled by the following bits:

T0_T2: Timer 0 is cascaded with timer 2

1:Timer 0 and timer 2 are cascaded together; output of timer 2 connects to the clock input of timer 0.

0:Not cascaded, the 4MHz clock is connected to the timer 0 clock input.

Register Format • 25

Page 32 Page 34
Image 33
Page 32 Page 34
Contents NuDAQ→ / NuIPC→ PCI-7200 / cPCI-7200 / LPCI-7200S Page Trademarks Getting Service from Adlink Detailed Company InformationQuestions Table of Contents Double Buffer Mode Principle Limitations Warranty How to Use This Guide Page Applications IntroductionSpecifications FeaturesMaximum Transfer Speed FifoDimension ConnectorPower Consumption PCI signaling environmentProgramming Library Software SupportingPCIS-VEE HP-VEE Driver PCIS-LVIEW LabVIEW DriverDAQBenchTM ActiveX Controls DASYLabTM PROPCIS-ISG ISaGRAFTM driver PCIS-ICL InControlTM DriverPCIS-OPC OPC Server What Included InstallationUnpacking Device Installation for Windows SystemsPCI -Bus Controller PCI-7200/cPCI-7200/LPCI-7200S’s Layout1b cPCI-7200 Layout Diagram Installation 1c LPCI-7200S Layout Diagram Installation Dimension mm Hardware configuration Hardware Installation OutlinePCI-7200 Pin Assignments Connector Pin AssignmentsCN2 Pin Assignments Installation CN Pin Assignments CPCI-7200 Pin AssignmentsCN1A Pin Assignments LPCI-7200S Pin AssignmentsCN1B Pin Assignments 8254 for Timer Pacer Generation Timer4MHz Clock Onboard Pull-ups and Terminations in digital input LPCI-7200S PCI Bus SignalingRegister Format I/O Registers FormatRegister Format Digital Output Register Base + Digital Input Register Base +DIO Status & Control Register Base + Address Base + Attribute Read Only Data Format‹ Digital Output Mode Setting ‹ Digital Input Mode Setting‹ Digital I/O Fifo Status Interrupt Status & Control Register Base + 1CAddress Base + 1C Attribute READ/WRITE Data Format ‹ Interrupt Control‹ Timer Configuration Control ‹ Fifo Control and Status cPCI-7200 only ‹ Ireq Polarity Selection8254 Timer Registers Base + Page Direct Program Control Operation TheoryCLK0 Timer Timer Pacer ModeHandshaking External Clock ModeOreq & Oack for Digital Output Timing Characteristic ≥ 60ns CYC ≥ 5 PCI CLK Cycle ≥ 2ns ≥ 30ns≥ 60ns CYC ≥ 5 PCI CLK Cycle ≥ 2ns ≥ 30ns Operation Theory ≥ 0ns ≥ 60ns ≥ 2 PCI CLK Cycle ≥ 1 PCI CLK Cycle Outack Page Libraries Installation ++ Libraries++ Libraries Naming Convention Programming GuideData Types 38 C/C++ LibrariesVisual C++ Windows 7200InitialVisual Basic Windows ++ DOS7200SwitchCardNo 7200AUXDI40 C/C++ Libraries 7200AUXDO 7200AUXDIChannel7200AUXDOChannel 7200DI42 C/C++ Libraries 11 7200DO 10 7200DIChannel44 C/C++ Libraries 12 7200DOChannel13 7200AllocDMAMem 14 7200FreeDMAMem 15 7200AllocDBDMAMem46 C/C++ Libraries 17 7200DIDMAStart 16 7200FreeDBDMAMem48 C/C++ Libraries Bus Mastering DMA mode of the PCI-7200++ DOS 18 7200DIDMAStatus Clearfifo50 C/C++ Libraries 20 7200DblBufferMode 19 7200DIDMAStop21 7200CheckHalfReady 22 7200DblBufferTransfer52 C/C++ Libraries 24 7200DODMAStart 23 7200GetOverrunStatus54 C/C++ Libraries 25 7200DODMAStatus26 7200DODMAStop 27 7200DITimer @ Argument56 C/C++ Libraries 28 7200DOTimer 58 C/C++ Libraries Double Buffer Mode Principle Double Buffer Mode Principle Limitations Page Product Warranty/Service Warranty Policy

LPCI-7200S specifications

The Intel LPCI-7200S is a powerful and versatile communication controller that stands out in the field of embedded computing solutions. This product is designed to cater to a wide range of applications including industrial automation, telecommunications, and transportation systems. Its robust architecture, combined with advanced features and technologies, makes it an attractive option for developers and system integrators looking for reliable performance in mission-critical environments.

One of the main features of the LPCI-7200S is its enhanced processing capability. The controller is built around Intel’s latest processor technology, enabling high-speed data handling and improved overall system response. This makes the LPCI-7200S suitable for applications that require real-time data processing and quick decision-making based on incoming information.

Additionally, the LPCI-7200S incorporates a variety of communication interfaces, ensuring seamless integration with other devices and systems. It features multiple serial ports, Ethernet interfaces, and various other connectivity options, allowing for flexible configuration depending on the needs of the application. This versatility enables users to easily connect a range of peripherals, including sensors, cameras, and other industrial equipment.

The LPCI-7200S also supports various industrial communication protocols, making it adaptable to specific market needs. With support for standards such as CAN, Modbus, and Ethernet/IP, it can facilitate efficient data exchange in diverse industrial environments.

Power efficiency is another key characteristic of the LPCI-7200S. Intel has designed this controller to operate effectively within lower power consumption thresholds, which is critical for embedded applications, particularly those that need to manage thermal output and maintain long operational life without requiring frequent maintenance.

Moreover, the LPCI-7200S boasts a rugged design, suitable for harsh environments. Its components are built to withstand extreme temperatures, vibrations, and dust, ensuring functionality even in challenging conditions. This durability makes it an ideal choice for use in outdoor applications or manufacturing settings where reliability is paramount.

Finally, with an emphasis on security, the LPCI-7200S implements advanced cybersecurity features to protect sensitive data and prevent unauthorized access. This attention to security is increasingly important in modern connected environments where the risks of cyber threats are ever-present.

In summary, the Intel LPCI-7200S is a cutting-edge communication controller that offers a blend of processing power, versatile connectivity, industrial protocol support, energy efficiency, ruggedness, and security. These characteristics make it an invaluable asset for a wide array of applications across various industries.
Top Page Image Contents