Intel LPCI-7200S manual Bus Mastering DMA mode of the PCI-7200, 48 C/C++ Libraries

Page 56

Bus Mastering DMA mode of the PCI-7200:

PCI bus mastering offers the highest possible speed available on the PCI-7200. When the function _7200_DI_DMA_Start is executed, it will enable PCI bus master operation. This is conceptually similar to DMA (Direct Memory Access) transfers in a PC but it is really PCI bus mastering. It does not use an 8237-style DMA controller in the host computer and therefore isn't blocked in

64k max groups. PCI-7200 bus mastering works as follows:

1.To set up bus mastering, first do all normal PCI-7200 initialization necessary to control the board in status mode. This includes testing for the presence of the PCI BIOS, determining the base addresses, slot number, vendor and device ID's, I/O, or memory, space allocation, etc. Please make sure the PCI-7200 is plugged in a bus master slot, otherwise this function will not be workable.

2.Load the PCI controller with the count and 32-bit physical address of the start of previously allocated destination memory, which will accept data. This count is the number of bytes (not long words) transferred during the bus master operation and can be a large number up to 64 million (2^26) bytes. Since PCI-7200 transfers are always long words, this equals 16 million long words (2^24).

3.After the input sampling is started, the input data is stored in the FIFO of PCI controller. Each bus mastering data transfer continually tests if any data in the FIFO and then blocks transfer, the system will continuously loop until the conditions are satisfied again but will not exit the block transfer cycle if the block count is not complete. If there is momentarily no input data, the PCI-7200 will relinquish the bus temporarily but returns immediately when more input data appears. This operation continues until the whole block is done.

4.This operation proceeds transparently until the PCI controller transfer byte count is reached. All normal PCI bus operations applied here, such as a receiver that cannot accept the transfers, higher priority devices requesting the PCI bus, etc. Remember that only one PCI initiator can have bus mastering at any one time. However, review the PCI priority and "fairness" rules. Also study the effects of the Latency Timer. Additionaly, be aware that the PCI priority strategy (round robin rotated, fixed priority, custom, etc.) is unique to each host PC and is explicitly not defined by the PCI standard. You must determine this priority scheme for your own PC (or replace it).

The interrupt request from the PCI controller can be optionally set up to indicate that this loanword count is complete although this can also be determined by polling the PCI controller.

48 • C/C++ Libraries

Page 55 Page 57
Image 56
Page 55 Page 57
Contents NuDAQ→ / NuIPC→ PCI-7200 / cPCI-7200 / LPCI-7200S Page Trademarks Questions Getting Service from AdlinkDetailed Company Information Table of Contents Double Buffer Mode Principle Limitations Warranty How to Use This Guide Page Introduction ApplicationsFeatures SpecificationsMaximum Transfer Speed FifoConnector DimensionPower Consumption PCI signaling environmentSoftware Supporting Programming LibraryPCIS-LVIEW LabVIEW Driver PCIS-VEE HP-VEE DriverDAQBenchTM ActiveX Controls DASYLabTM PROPCIS-OPC OPC Server PCIS-ISG ISaGRAFTM driverPCIS-ICL InControlTM Driver Installation What IncludedDevice Installation for Windows Systems UnpackingPCI-7200/cPCI-7200/LPCI-7200S’s Layout PCI -Bus Controller1b cPCI-7200 Layout Diagram Installation 1c LPCI-7200S Layout Diagram Installation Dimension mm Hardware Installation Outline Hardware configurationConnector Pin Assignments PCI-7200 Pin AssignmentsCN2 Pin Assignments Installation CPCI-7200 Pin Assignments CN Pin AssignmentsLPCI-7200S Pin Assignments CN1A Pin AssignmentsCN1B Pin Assignments 4MHz Clock 8254 for Timer Pacer GenerationTimer LPCI-7200S PCI Bus Signaling Onboard Pull-ups and Terminations in digital inputRegister Format Register FormatI/O Registers Format Digital Input Register Base + Digital Output Register Base +DIO Status & Control Register Base + Address Base + Attribute Read Only Data Format‹ Digital Input Mode Setting ‹ Digital Output Mode SettingInterrupt Status & Control Register Base + 1C ‹ Digital I/O Fifo StatusAddress Base + 1C Attribute READ/WRITE Data Format ‹ Interrupt Control‹ Timer Configuration Control ‹ Ireq Polarity Selection ‹ Fifo Control and Status cPCI-7200 only8254 Timer Registers Base + Page Operation Theory Direct Program ControlTimer Pacer Mode CLK0 TimerExternal Clock Mode HandshakingOreq & Oack for Digital Output ≥ 60ns CYC ≥ 5 PCI CLK Cycle ≥ 2ns ≥ 30ns Operation Theory Timing Characteristic≥ 60ns CYC ≥ 5 PCI CLK Cycle ≥ 2ns ≥ 30ns ≥ 0ns ≥ 60ns ≥ 2 PCI CLK Cycle ≥ 1 PCI CLK Cycle Outack Page ++ Libraries Libraries Installation++ Libraries Programming Guide Naming ConventionData Types 38 C/C++ Libraries7200Initial Visual C++ WindowsVisual Basic Windows ++ DOS40 C/C++ Libraries 7200SwitchCardNo7200AUXDI 7200AUXDIChannel 7200AUXDO42 C/C++ Libraries 7200AUXDOChannel7200DI 10 7200DIChannel 11 7200DO12 7200DOChannel 44 C/C++ Libraries13 7200AllocDMAMem 46 C/C++ Libraries 14 7200FreeDMAMem15 7200AllocDBDMAMem 16 7200FreeDBDMAMem 17 7200DIDMAStartBus Mastering DMA mode of the PCI-7200 48 C/C++ Libraries++ DOS 50 C/C++ Libraries 18 7200DIDMAStatusClearfifo 19 7200DIDMAStop 20 7200DblBufferMode52 C/C++ Libraries 21 7200CheckHalfReady22 7200DblBufferTransfer 23 7200GetOverrunStatus 24 7200DODMAStart25 7200DODMAStatus 54 C/C++ Libraries26 7200DODMAStop 56 C/C++ Libraries 27 7200DITimer@ Argument 28 7200DOTimer 58 C/C++ Libraries Double Buffer Mode Principle Double Buffer Mode Principle Limitations Page Warranty Policy Product Warranty/Service

LPCI-7200S specifications

The Intel LPCI-7200S is a powerful and versatile communication controller that stands out in the field of embedded computing solutions. This product is designed to cater to a wide range of applications including industrial automation, telecommunications, and transportation systems. Its robust architecture, combined with advanced features and technologies, makes it an attractive option for developers and system integrators looking for reliable performance in mission-critical environments.

One of the main features of the LPCI-7200S is its enhanced processing capability. The controller is built around Intel’s latest processor technology, enabling high-speed data handling and improved overall system response. This makes the LPCI-7200S suitable for applications that require real-time data processing and quick decision-making based on incoming information.

Additionally, the LPCI-7200S incorporates a variety of communication interfaces, ensuring seamless integration with other devices and systems. It features multiple serial ports, Ethernet interfaces, and various other connectivity options, allowing for flexible configuration depending on the needs of the application. This versatility enables users to easily connect a range of peripherals, including sensors, cameras, and other industrial equipment.

The LPCI-7200S also supports various industrial communication protocols, making it adaptable to specific market needs. With support for standards such as CAN, Modbus, and Ethernet/IP, it can facilitate efficient data exchange in diverse industrial environments.

Power efficiency is another key characteristic of the LPCI-7200S. Intel has designed this controller to operate effectively within lower power consumption thresholds, which is critical for embedded applications, particularly those that need to manage thermal output and maintain long operational life without requiring frequent maintenance.

Moreover, the LPCI-7200S boasts a rugged design, suitable for harsh environments. Its components are built to withstand extreme temperatures, vibrations, and dust, ensuring functionality even in challenging conditions. This durability makes it an ideal choice for use in outdoor applications or manufacturing settings where reliability is paramount.

Finally, with an emphasis on security, the LPCI-7200S implements advanced cybersecurity features to protect sensitive data and prevent unauthorized access. This attention to security is increasingly important in modern connected environments where the risks of cyber threats are ever-present.

In summary, the Intel LPCI-7200S is a cutting-edge communication controller that offers a blend of processing power, versatile connectivity, industrial protocol support, energy efficiency, ruggedness, and security. These characteristics make it an invaluable asset for a wide array of applications across various industries.
Top Page Image Contents