Intel LPCI-7200S manual for Timer Pacer Generation, 4MHz Clock

Page 27

2.7 8254 for Timer Pacer Generation

“H”

“H”

4MHz Clock

“H”

8254 Timer/Counter

CLK0

Timer 0

GATE0

OUT0

 

 

CLK1

Timer 1

GATE1

OUT1

 

 

CLK2

Timer 2

OUT2

GATE2

Digital Input Timer Pacer

Digital Output Timer Pacer

Figure 2.7 8254 configuration

The internal timer/counter 8254 on the PCI-7200 is configured as the above diagram (Figure 2.7). Users can use it to generate the timer pacer for both digital input and digital output triggers.

The digital input timer pacer is from OUT0 (Timer 0), and the digital output timer pacer is from OUT1 (Timer 1). Besides, Timer 0 and Timer 2 can be cascaded together to generate more timer pacer frequencies for digital input. Also, Timer 2 can be cascaded with Timer 1 for digital output.

pacer rate = 4MHz / ( C0 * C2)

if Timer 0 & Timer 2 are cascaded

pacer rate = 4MHz / C0

if timer 0 & Timer 2 are not cascaded

The maximum pacer signal rate of input and output are 4MHz/2 = 2Mhz. The minimum signal rate is 4MHz/65535/65535.

For example, to get a pacer rate of 2.5kHz, set C0 = 40 and C2 = 40. That is 2.5KHz = 4Mhz / (40 x 40)

Installation • 19

Page 26 Page 28
Image 27
Page 26 Page 28
Contents NuDAQ→ / NuIPC→ PCI-7200 / cPCI-7200 / LPCI-7200S Page Trademarks Getting Service from Adlink Detailed Company InformationQuestions Table of Contents Double Buffer Mode Principle Limitations Warranty How to Use This Guide Page Applications IntroductionFifo FeaturesSpecifications Maximum Transfer SpeedPCI signaling environment ConnectorDimension Power ConsumptionProgramming Library Software SupportingDASYLabTM PRO PCIS-LVIEW LabVIEW DriverPCIS-VEE HP-VEE Driver DAQBenchTM ActiveX ControlsPCIS-ISG ISaGRAFTM driver PCIS-ICL InControlTM DriverPCIS-OPC OPC Server What Included InstallationUnpacking Device Installation for Windows SystemsPCI -Bus Controller PCI-7200/cPCI-7200/LPCI-7200S’s Layout1b cPCI-7200 Layout Diagram Installation 1c LPCI-7200S Layout Diagram Installation Dimension mm Hardware configuration Hardware Installation OutlinePCI-7200 Pin Assignments Connector Pin AssignmentsCN2 Pin Assignments Installation CN Pin Assignments CPCI-7200 Pin AssignmentsCN1A Pin Assignments LPCI-7200S Pin AssignmentsCN1B Pin Assignments 8254 for Timer Pacer Generation Timer4MHz Clock Onboard Pull-ups and Terminations in digital input LPCI-7200S PCI Bus SignalingRegister Format I/O Registers FormatRegister Format Address Base + Attribute Read Only Data Format Digital Input Register Base +Digital Output Register Base + DIO Status & Control Register Base +‹ Digital Output Mode Setting ‹ Digital Input Mode Setting‹ Interrupt Control Interrupt Status & Control Register Base + 1C‹ Digital I/O Fifo Status Address Base + 1C Attribute READ/WRITE Data Format‹ Timer Configuration Control ‹ Fifo Control and Status cPCI-7200 only ‹ Ireq Polarity Selection8254 Timer Registers Base + Page Direct Program Control Operation TheoryCLK0 Timer Timer Pacer ModeHandshaking External Clock ModeOreq & Oack for Digital Output Timing Characteristic ≥ 60ns CYC ≥ 5 PCI CLK Cycle ≥ 2ns ≥ 30ns≥ 60ns CYC ≥ 5 PCI CLK Cycle ≥ 2ns ≥ 30ns Operation Theory ≥ 0ns ≥ 60ns ≥ 2 PCI CLK Cycle ≥ 1 PCI CLK Cycle Outack Page Libraries Installation ++ Libraries++ Libraries 38 C/C++ Libraries Programming GuideNaming Convention Data Types++ DOS 7200InitialVisual C++ Windows Visual Basic Windows7200SwitchCardNo 7200AUXDI40 C/C++ Libraries 7200AUXDO 7200AUXDIChannel7200AUXDOChannel 7200DI42 C/C++ Libraries 11 7200DO 10 7200DIChannel44 C/C++ Libraries 12 7200DOChannel13 7200AllocDMAMem 14 7200FreeDMAMem 15 7200AllocDBDMAMem46 C/C++ Libraries 17 7200DIDMAStart 16 7200FreeDBDMAMem48 C/C++ Libraries Bus Mastering DMA mode of the PCI-7200++ DOS 18 7200DIDMAStatus Clearfifo50 C/C++ Libraries 20 7200DblBufferMode 19 7200DIDMAStop21 7200CheckHalfReady 22 7200DblBufferTransfer52 C/C++ Libraries 24 7200DODMAStart 23 7200GetOverrunStatus54 C/C++ Libraries 25 7200DODMAStatus26 7200DODMAStop 27 7200DITimer @ Argument56 C/C++ Libraries 28 7200DOTimer 58 C/C++ Libraries Double Buffer Mode Principle Double Buffer Mode Principle Limitations Page Product Warranty/Service Warranty Policy

LPCI-7200S specifications

The Intel LPCI-7200S is a powerful and versatile communication controller that stands out in the field of embedded computing solutions. This product is designed to cater to a wide range of applications including industrial automation, telecommunications, and transportation systems. Its robust architecture, combined with advanced features and technologies, makes it an attractive option for developers and system integrators looking for reliable performance in mission-critical environments.

One of the main features of the LPCI-7200S is its enhanced processing capability. The controller is built around Intel’s latest processor technology, enabling high-speed data handling and improved overall system response. This makes the LPCI-7200S suitable for applications that require real-time data processing and quick decision-making based on incoming information.

Additionally, the LPCI-7200S incorporates a variety of communication interfaces, ensuring seamless integration with other devices and systems. It features multiple serial ports, Ethernet interfaces, and various other connectivity options, allowing for flexible configuration depending on the needs of the application. This versatility enables users to easily connect a range of peripherals, including sensors, cameras, and other industrial equipment.

The LPCI-7200S also supports various industrial communication protocols, making it adaptable to specific market needs. With support for standards such as CAN, Modbus, and Ethernet/IP, it can facilitate efficient data exchange in diverse industrial environments.

Power efficiency is another key characteristic of the LPCI-7200S. Intel has designed this controller to operate effectively within lower power consumption thresholds, which is critical for embedded applications, particularly those that need to manage thermal output and maintain long operational life without requiring frequent maintenance.

Moreover, the LPCI-7200S boasts a rugged design, suitable for harsh environments. Its components are built to withstand extreme temperatures, vibrations, and dust, ensuring functionality even in challenging conditions. This durability makes it an ideal choice for use in outdoor applications or manufacturing settings where reliability is paramount.

Finally, with an emphasis on security, the LPCI-7200S implements advanced cybersecurity features to protect sensitive data and prevent unauthorized access. This attention to security is increasingly important in modern connected environments where the risks of cyber threats are ever-present.

In summary, the Intel LPCI-7200S is a cutting-edge communication controller that offers a blend of processing power, versatile connectivity, industrial protocol support, energy efficiency, ruggedness, and security. These characteristics make it an invaluable asset for a wide array of applications across various industries.
Top Page Image Contents