Texas Instruments SCAU020 manual CDCE421EVM Board-Block a Schematic

Page 16

www.ti.com

Schematics and Layout

Figure 11. CDCE421EVM Board—Block A Schematic

16

10.9MHz–1175MHz Low Phase Noise Clock Evaluation Board

SCAU020 –March 2007

Submit Documentation Feedback

Image 16

Contents Users Guide Submit Documentation Feedback Contents List of Figures CDCE421EVM Evaluation Board Features General DescriptionSignal Path and Control Circuitry CDCE421EVM Programming BlocksBlock a Block BBlock C Block DInstalling the Software GUI and USB Driver Software Installation ScreenUsing Software-Enabled Automatic PLL Selection IC Block Configuration and Input CalculatorChronosGUI Store Crystal FrequencyPLL Bandwidth Select Output Calculator and Apply PLL SettingsWrite to CDCE421 Eeprom Manual PLL Block Selection Advanced Control Chronos GUI-Manual PLL Block Selection Pop-UpSoftware Settings Description Section FunctionConfiguring the Board Programming Configuration USB Cable AttachedSchematics and Layout CDCE421EVM Block Switch OffCDCE421EVM Board Schematic CDCE421EVM Board-Block a Schematic CDCE421EVM Board-Block B Schematic CDCE421EVM Board-Block C Schematic CDCE421EVM Board-Block D Schematic Evaluation BOARD/KIT Important Notice FCC WarningImportant Notice