Freescale Semiconductor Block Guide, EETX4K warranty Command Write Sequence, Eeprom Commands

Page 28

Freescale Semiconductor, Inc.

Freescale Semiconductor, Inc.

Block Guide — S12EETX4KV0 V00.04

4.1.2 Command Write Sequence

The EEPROM command controller is used to supervise the command write sequence to execute program, erase, erase verify, sector erase abort, and sector modify algorithms.

Before starting a command write sequence, the ACCERR and PVIOL flags in the ESTAT register must be clear (see section 3.3.6) and the CBEIF flag should be tested to determine the state of the address, data and command buffers. If the CBEIF flag is set, indicating the buffers are empty, a new command write sequence can be started. If the CBEIF flag is clear, indicating the buffers are not available, a new command write sequence will overwrite the contents of the address, data and command buffers.

A command write sequence consists of three steps which must be strictly adhered to with writes to the EEPROM module not permitted between the steps. However, EEPROM register and array reads are allowed during a command write sequence. The basic command write sequence is as follows:

1.Write to one address in the EEPROM memory.

2.Write a valid command to the ECMD register.

3.Clear the CBEIF flag in the ESTAT register by writing a “1” to CBEIF to launch the command.

The address written in step 1 will be stored in the EADDR registers and the data will be stored in the EDATA registers. If the CBEIF flag in the ESTAT register is clear when the first EEPROM array write occurs, the contents of the address and data buffers will be overwritten and the CBEIF flag will be set. When the CBEIF flag is cleared, the CCIF flag is cleared on the same bus cycle by the EEPROM command controller indicating that the command was successfully launched. For all command write sequences except sector erase abort, the CBEIF flag will set four bus cycles after the CCIF flag is cleared indicating that the address, data, and command buffers are ready for a new command write sequence to begin. For sector erase abort operations, the CBEIF flag will remain clear until the operation completes. Except for the sector erase abort command, a buffered command will wait for the active operation to be completed before being launched. The sector erase abort command is launched when the CBEIF flag is cleared as part of a sector erase abort command write sequence. Once a command is launched, the completion of the command operation is indicated by the setting of the CCIF flag in the ESTAT register. The CCIF flag will set upon completion of all active and buffered commands .

A command write sequence can be aborted prior to clearing the CBEIF flag in the ESTAT register by writing a “0” to the CBEIF flag and will result in the ACCERR flag in the ESTAT register being set. The ACCERR flag in the ESTAT register must be cleared prior to starting a new command write sequence.

4.1.3 EEPROM Commands

Table 4-1summarizes the valid EEPROM commands along with the effects of the commands on the EEPROM block.

 

 

 

Table 4-1 EEPROM Command Description

 

 

 

 

 

 

ECMDB

Command

Function on EEPROM Memory

 

 

 

 

 

 

 

 

Erase

Verify all memory bytes in the EEPROM block are erased.

 

 

$05

If the EEPROM block is erased, the BLANK flag in the ESTAT register will set upon

 

 

Verify

 

 

 

command completion.

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

28

 

 

 

 

 

 

For More Information On This Product,

 

 

 

Go to: www.freescale.com

Page 27 Page 29
Image 28
Page 27 Page 29
Contents Freescale Semiconductor, Inc Original Release Date 7 JUL Revised 30 OCT Motorola, IncRevision History Table of Contents Freescale Semiconductor, Inc List of Figures Freescale Semiconductor, Inc List of Tables Freescale Semiconductor, Inc Freescale Semiconductor, Inc Freescale Semiconductor, Inc Features IntroductionOverview Modes of OperationBlock Diagram InterfaceClock DividerExternal Signal Description Module Memory Map Memory Map and RegistersEeprom Configuration Field Eeprom Memory Map Address Register Name Normal Mode Offset Access Eeprom Register MapRegister Descriptions Eclkdiv Eeprom Clock Divider RegisterEcnfg Eeprom Configuration Register RESERVED2Eprot Eeprom Protection Register Eeprom Protection Register EprotEstat Eeprom Status Register Eeprom Protection Address RangeEcmd Eeprom Command Register Eeprom Command Register Ecmd Valid Eeprom Command ListEaddr Eeprom Address Registers Edata Eeprom Data Registers13 Eeprom Data Low Register Edatalo Functional Description Eeprom Command OperationsWriting the Eclkdiv Register 200 -182 ⁄ 200 × 100 = 9% Determination Procedure for PRDIV8 and Ediv Bits Eeprom Commands Command Write SequenceEeprom Command Description Erase Verify Command SectorExample Erase Verify Command Flow Program Command Freescale Semiconductor, Inc Example Program Command Flow Sector Erase Command Freescale Semiconductor, Inc Example Sector Erase Command Flow Mass Erase Command Example Mass Erase Command Flow Sector Erase Abort Command Freescale Semiconductor, Inc Ccif Example Sector Modify Command Flow Illegal Eeprom Operations3.5 Wait Mode Stop ModeBackground Debug Mode Unsecuring the MCU in Special Single Chip Mode via the BDMResets Eeprom Reset SequenceReset While Eeprom Command Active InterruptsEeprom Interrupt Implementation Index Freescale Semiconductor, Inc Block Guide End Sheet Final Pages

Block Guide, EETX4K specifications

Freescale Semiconductor, a global leader in embedded processing solutions, introduced the EETX4K, a revolutionary embedded processor designed to meet the growing demands of industrial applications. The EETX4K processor is specifically engineered for high-performance, low-power systems, offering an ideal balance between performance and power consumption.

One of the main features of the EETX4K is its high level of integration. This processor houses a powerful ARM Cortex-A9 core, which allows for efficient processing capabilities while maintaining a compact architecture. This ensures that the EETX4K can operate seamlessly in various applications, including automotive systems, industrial automation, and consumer electronics.

A standout characteristic of the EETX4K is its extensive connectivity options. It supports a range of communication interfaces, such as Ethernet, SPI, I2C, UART, and USB, enabling flexible integration into various networked environments. The processor is equipped with hardware Ethernet support for Real-Time Ethernet protocols, ensuring reliable and deterministic data transfer, which is crucial for time-sensitive applications.

In addition to its connectivity features, the EETX4K supports advanced graphical processing capabilities. With integrated 3D Graphics and Video Processing Units, it can handle demanding multimedia applications, making it suitable for user interfaces in industrial machines and smart devices. This makes the EETX4K an optimal choice for applications requiring rich graphics and advanced visualization.

Another important technological aspect of the EETX4K is its robust security features. It is designed with security in mind, incorporating hardware support for secure boot and secure data storage. This ensures that sensitive information is protected against potential threats and vulnerabilities, a critical requirement in today's interconnected world.

Furthermore, the EETX4K is optimized for energy efficiency, allowing for extended operational periods in battery-powered or energy-constrained environments. With its low thermal design power (TDP), it minimizes heat generation, ensuring that systems remain reliable and efficient under various operating conditions.

In summary, the Freescale Semiconductor EETX4K is a versatile embedded processor that combines high performance, comprehensive connectivity, advanced graphics capabilities, robust security features, and energy efficiency. These attributes make it an ideal solution for a wide range of applications, paving the way for innovation across multiple industries.
Top Page Image Contents