Cypress CY62146DV30 manual Switching Waveforms, Read Cycle 1 Address Transition Controlled16

Page 6

CY62146DV30

Switching Waveforms

Read Cycle 1 (Address Transition Controlled)[16, 17]

tRC

ADDRESS

tOHA tAA

DATA OUT	PREVIOUS DATA VALID					DATA VALID
DATA OUT	PREVIOUS DATA VALID					DATA VALID

Read Cycle No. 2 (OE Controlled)[17, 18]

	ADDRESS
	CE		tRC
	CE
			tPD
		t	tHZCE
	OE	ACE
	OE
		tDOE	tHZOE
	BHE/BLE	tDOE
	BHE/BLE	tLZOE
		tDBE	tHZBE
		tLZBE	HIGH
	DATA OUT	HIGH IMPEDANCE	IMPEDANCE
	DATA OUT	tLZCE	DATA VALID
		tLZCE
	VCC	tPU	ICC
	VCC	50%	ICC
	SUPPLY	50%	50%
	CURRENT		ISB
	Notes:

16.The device is continuously selected. OE, CE = VIL, BHE and/or BLE = VIL.

17.WE is HIGH for read cycle.

18.Address valid prior to or coincident with CE and BHE, BLE transition LOW.

Document #: 38-05339 Rev. *A

Page 6 of 11

[+] Feedback

Image 6

Contents Functional Description1 FeaturesLogic Block Diagram Cypress Semiconductor CorporationVfbga Top View Product PortfolioTsop II Top View Typ MaxElectrical Characteristics Over the Operating Range Maximum RatingsOperating Range AC Test Loads and Waveforms10 Data Retention Characteristics Over the Operating RangeThermal Resistance9 Data Retention WaveformSwitching Characteristics Over the Operating Range Address Switching WaveformsRead Cycle 1 Address Transition Controlled16 Data OUT Previous Data ValidWrite Cycle No WE Controlled15, 19 Write Cycle No CE Controlled15, 19Data I/O Write Cycle No WE Controlled, OE LOW20 Write Cycle No BHE/BLE Controlled, OE LOW20DATAI/O Data BHE BLE Inputs/Outputs Mode PowerOrdering Information BV48APackage Diagram Lead Vfbga 6 x 8 x 1 mm BV48APin Tsop II ZS44 REV ECN no Issue Date Orig. Description of ChangeDocument History AJU