EPoX Computer KP6-LA specifications Shield Connector, Power-On/Off Remote

Page 15

KP6-LA

Introduction

I/O Shield Connector

The KP6-LAis equipped with an I/O back panel. Please use the appropriate I/O shield (figure 3).

Parallel Port

Figure 3:

PS/2 Mouse

KP6-LA

 

I/O back

PS/2 Keyboard

panel layout

USB

COM1

COM2

Power-On/Off (Remote)

The KP6-LAhas a single 20-pin connector for ATX power supplies. For ATX power supplies that support the Remote On/Off feature, this should be connected to the systems front panel for system Power On/Off button. The systems power On/Off button should be a momentary button that is normally open.

The KP6-LAhas been designed with “Soft Off" functions. You can turn Off the system from one of two sources: The first is the front panel Power On/Off button, and the other is the "Soft Off" function (coming from the KP6-LA’s onboard circuit controller) that can be controlled by the operating system. Windows 95 will control this when the user clicks that they are ready to Shutdown the system.

ATX

POWER SUPPLY

JP 7

KP6-LA Board

Figure 4: Simple ATX Power

Case (chassis) Power

ON/OFF Controller

ON/OFF button (JP7)

 

 

Page 1-7

Image 15
Contents 6 LA KP6-LA Bios Upgrades Technical Support ServicesUser Notice KP6-LA KP6-LA Table of Contents DMI Components Checklist SectionKP6-LAIntroduction Overview IntroductionPentium Pentium II Processor C. Cartridge TerminologyAccelerated Graphics Port AGP or A.G.P Hardware MonitoringDesktop Management Interface DMI Left Blank ATX KP6-LA Form-FactorPower-On/Off Remote Shield ConnectorSystem Block Diagram System Block DiagramKP6-LA Features FeaturesKP6-LA Real Picture Motherboard InstallationKP6-LA Detailed Layout Easy Installation Procedure Easy Installation ProcedureSection Configure Jumpers CPU Processor Selection Section System Memory Configuration Memory Layout Dimm Simm Module InstallationDimm Module Installation InstallationKP6-LA Screws Section Installing a Pentium II ProcessorBottom fin Heatsink Please install the motherboard into the chassis Section Device ConnectorsJP7 DMI Access DMI AccessLeft Blank Appendix Appendix aTimer & DMA Channels MAP RTC & Cmos RAM MAP Left Blank Post Codes Appendix BInitialization of the Bios Data Area on 40FF Cmos Unexpected Errors Appendix C