EPoX Computer KP6-LA specifications Timer & DMA Channels MAP

Page 34

Appendix

KP6-LA

[3D0-3DF]

CGA adapter.

[3F0-3F7]

FLOPPY DISK controller.

[3F8-3FF]

SERIAL port 1.

A-3 TIMER & DMA CHANNELS MAP

TIMER MAP:

 

TIMER Channel 0

System timer interrupt.

TIMER Channel 1

DRAM REFRESH request.

TIMER Channel 2

SPEAKER tone generator.

DMA CHANNELS:

 

DMA Channel 0

Available.

DMA Channel 1

Onboard ECP (Option).

DMA Channel 2

FLOPPY DISK (SMC CHIP).

DMA Channel 3

Onboard ECP (default).

DMA Channel 4

Cascade for DMA controller 1.

DMA Channel 5

Available.

DMA Channel 6

Available.

DMA Channel 7

Available

A-4 INTERRUPT MAP

NMI :

Parity check error.

IRQ (H/W):

0System TIMER interrupt from TIMER 0.

1KEYBOARD output buffer full.

2Cascade for IRQ 8-15.

3SERIAL port 2.

4SERIAL port 1.

5PARALLEL port 2.

6FLOPPY DISK (SMC CHIP).

7PARALLEL port 1.

8RTC clock.

9Available.

10Available.

11Available.

12PS/2 Mouse.

13MATH coprocessor.

A-2

Image 34
Contents 6 LA KP6-LA Technical Support Services Bios UpgradesUser Notice KP6-LA KP6-LA Table of Contents DMI Section Components ChecklistKP6-LAIntroduction Introduction OverviewPentium C. Cartridge Terminology Pentium II ProcessorHardware Monitoring Accelerated Graphics Port AGP or A.G.PDesktop Management Interface DMI Left Blank KP6-LA Form-Factor ATXShield Connector Power-On/Off RemoteSystem Block Diagram System Block DiagramFeatures KP6-LA FeaturesKP6-LA Installation Real Picture MotherboardKP6-LA Detailed Layout Easy Installation Procedure Easy Installation ProcedureSection Configure Jumpers CPU Processor Selection Section System Memory Configuration Memory Layout Simm Module Installation DimmDimm Module Installation InstallationKP6-LA Section Installing a Pentium II Processor ScrewsBottom fin Heatsink Section Device Connectors Please install the motherboard into the chassisJP7 DMI Access DMI AccessLeft Blank Appendix a AppendixTimer & DMA Channels MAP RTC & Cmos RAM MAP Left Blank Appendix B Post CodesInitialization of the Bios Data Area on 40FF Cmos Unexpected Errors Appendix C