ATA REGISTERS |
|
COMMAND REGISTER
The Command register specifies the ATA command code being issued to the drive by the host. Execution of the command begins immediately following the issuance of the command register code by the host.
Table 25: Command Register
Operation | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
Read/Write |
|
|
| ATA Command Code |
|
| ||
|
|
|
|
|
|
|
|
|
See "ATA Command Block and Set Description" on page 28 for a listing of the supported ATA commands.
SILICONSYSTEMS PROPRIETARY
This document and the information contained within it is confidential and proprietary to SiliconSystems, Inc.
All unauthorized use and/or reproduction is prohibited.
PAGE 24 | FEBRUARY 2, 2009 |