GMS90X5XC Series | HYUNDAI MicroElectronics |
Table 3. Contents of SFRs, SFRs in Numeric Order (cont’d)
Address Register
Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
C8H | T2CON | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 | ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
C9H | T2MOD | - | - | - | - | - | - | T2OE † | DCEN | ||||
CAH | RC2L |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
CBH | RC2H |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
| ||
CCH | TL2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
| ||
CDH | TH2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
D0H | PSW | CY | AC | F0 | RS1 | RS0 | OV | F1 | P | ||||
E0H | ACC |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
| ||
F0H | B |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
† indicates resident in the GMS90X52C/54C, not in 90X51C.
8EH
8FH
†
C9H
A0
A0 : ALE Signal Disable bit
0 : Enable ALE Signal (Generated ALE Signal)
1 : Disable ALE Signal (Not Generated ALE Signal)
X2
X2 : CPU & Peripheral Clock Select bit
0 : Select 12 clock periods per machine cycle
1 : Select 6 clock periods per machine cycle
T2OE
T2OE : Timer2 Output Enable bit 0 : Disable Timer2 Output
1 : Enable Timer2 Output
SFR bit and byte addressable
SFR not bit addressable
Jan. 2001 Ver 1.0 | 15 |