CONTROL PANEL IC MATERIAL
DECAL
PIN FUNCTION DESCRIPTION
Pin No. | Symbol | Pin Name | Description |
|
|
|
|
6 | DIN | Data input | Inputs serial data at rising edge of shift clock, starting from lower |
|
|
| bit. |
|
|
|
|
5 | DOUT | Data output | Outputs serial data at falling edge of shift clock, starting from |
|
|
| lower bit. This is |
|
|
|
|
9 | STB | Strobe | Initializes serial interface at rising or falling edge to make |
|
|
| Pd16312 waiting for reception of command. Data input after |
|
|
| STB has fallen is processed as command. While command data |
|
|
| is processed, current processing is stopped, and serial interface |
|
|
| is initialized. While STB is high, CLK is ignored. |
|
|
|
|
8 | CLK | Clock input | Reads serial data at rising edge, and outputs data at falling edge. |
|
|
|
|
44 | OSC | Oscillator pin | Connect resistor for determining oscillation frequency to this pin. |
|
|
|
|
15 to 20 | Seg1/KS1 to | Segment output pins (Dual function as key source) | |
| Seg6 /KS6 |
|
|
|
|
|
|
37 To32 | Grid1 to Grid6 | Grid output pins | |
|
|
|
|
26,28 to 31 | Seg12/Grid11 to | These pins are selectable for segment or grid output. | |
| Seg16/Grid7 | (segment/grid) |
|
|
|
|
|
42 to 39 | LED1 to LED5 | LED output | CMOS output. +20 mA max. |
|
|
|
|
10 to 13 | Key1 to Key4 | Key data input | Data input to these pins is latched at end of display cycle. |
|
|
|
|
1 to 4 | SW1 to SW4 | Switch input | These pins constitute |
|
|
|
|
14, 38 | VDD | Logic power | ± 10 % |
|
|
|
|
7, 43 | VSS | Logic ground | Connect this pin to GND of system. |
|
|
|
|
27 | VEE | VDD − 35 V max. | |
|
|
|
|
21 to 25 | Seg7 to Seg11 | Segment output pins. | |
|
|
|
|