MSI AM-690E manual AMI Post Code, Bootblock Initialization Code Checkpoinits

Page 61

System Resources

AMI POST Code

Bootblock Initialization Code Checkpoinits

The Bootblock initialization code sets up the chipset, memory and other components before system memory is available. The following table describes the type of check- points that may occur during the bootblock initialization portion of the BIOS:

Checkpoint

Description

Before D1

Early chipset initialization is done. Early super I/O initialization is done

 

including RTC and keyboard controller. NMI is disabled.

D1

Perform keyboard controller BAT test. Check if waking up from power

 

management suspend state. Save power-on CPUID value in scratch

 

CMOS.

DO

Go to flat mode with 4GB limit and GA20 enabled. Verify the bootblock

 

checksum.

D2

Disable CACHE before memory detection. Execute full memory sizing

 

module. Verify that flat mode is enabled.

D3

If memory sizing module not executed, start memory refresh and do

 

memory sizing in Bootblock code. Do additional chipset initialization.

 

Re-enable CACHE. Verify that flat mode is enabled.

D4

Test base 512KB memory. Adjust policies and cache first 8MB. Set stack.

D5

Bootblock code is copied from ROM to lower system memory and control is

 

given to it. BIOS now executes out of RAM.

D6

Both key sequence and OEM specific method is checked to determine if

 

BIOS recovery is forced. Main BIOS checksum is tested. If BIOS recovery

 

is necessary, control flows to checkpoint E0.

D7

Restore CPUID value back into register. The Bootblock- Runtime interface

 

module is moved to system memory and control is given to it. Determine

 

whether to execute serial flash

D8

The Runtime module is uncompressed into memory. CPUID information is

 

stored in memory.

D9

Store the Uncompressed pointer for future use in PMM. Copying Main

 

BIOS into memory. Leaves all RAM below 1MB Read-Write including E000

 

and F000 shadow areas but closing SMRAM.

DA

Restore CPUID value back into register. Give control to BIOS POST

 

(ExecutePOSTKernel.) See POST Code Checkpoint list for more

 

information.

4-3

Image 61
Contents MS-9826 V1.X Mainboard AM-690ETrademarks Copyright NoticeRevision History Technical SupportSafety Instructions FCC-B Radio Frequency Interference Statement Micro-Star International MS-9826Weee Waste Electrical and Electronic Equipment Statement Page Vii Contents Product Overview Mainboard Specifications Mounting Form FactorEnvironmental Block Diagram AM-690E MS-9826 v1.X Mini ITX Mainboard Mainboard LayoutBoard Dimension Back Panel & I/O Shield Drawing ODD Power ConsumptionRFI Safety Compliance & MtbfPage Hardware Setup HDPWR1 Quick Components GuideCPU Central Processing Unit CPU Installation Procedures for Socket AM2 Installing AMD Socket AM2 CPU Cooler Set Memory Installing Memory ModulesSystem/CPU Power Connector JPW1 Power SupplyHDD Power Connector HDPWR1 Back Panel Chassis Intrusion Connector JCASE1 ConnectorIDE Connector IDEB1 SATA1 SATA2 Serial ATA II Connector SATA1, SATA2Front Panel Connector JFP1 Fan Power Connectors CPUFAN1, SYSFAN1SPI Flash ROM Connector JSPI1 I2C Bus Connector J1Clear Cmos Jumper JBAT1 JumperPCI Peripheral Component Interconnect Slot SlotPCI Interrupt Request Routing Bios Setup Press Del to enter Setup Entering SetupGetting Help Control KeysGeneral Help F1 Main MenuMenu Bar Main AMI BIOS, Processor, System MemorySystem Time System DateAdvanced CPU ConfigurationIDE Configuration OnBoard PCI IDE Controller Bios Setup Microcode UpdatePrimary/Third/Fourth IDE Master/Slave Super IO Configuration Smart Fan Configuration Bios Setup Serial Port1 AddressAcpi Settings Cpufan Mode SettingMS-9826 Mainboard CPU FAN Type Cpufan PWM ControlAdvanced Acpi Configuration Acpi Version Features Bios Setup General Acpi Configuration C1E SupportMark All Events As Read MS-9826 Mainboard Event Log Configuration View Event LogClear Event Log Bios Setup MPS Configuration MPS Revision USB Configuration Legacy USB Support MS-9826 Mainboard Smbios Configuration Smbios Smi SupportUSB Mass Storage Device Configuration Emulation Type USB 2.0 Controller modePCIPnP PCI Latency TimerClear Nvram Plug and Play O/SBoot Settings Configuration BootQuiet Boot MS-9826 Mainboard Quick BootAddOn ROM Display Mode Bootup Num-LockUser Password / Change User Password Supervisor Password / Change Supervisor PasswordBoot Sector Virus Protection SecurityChipset NorthBridge ConfigurationBit ECC Mode Bios Setup ECC Configuration Dram ECC EnableDram Scrub Redirect Dram BG ScrubOnChip Sata Type OnChip Sata ChannelOnboard LAN Boot ROM Bios Setup Onboard Peripherals Configuration Spread SpectrumPower Exit Page System Resources Software code Sioidx equ 4EH SIODTAequ 4FH Watch Dog Timer SettingAMI Post Code Bootblock Initialization Code CheckpoinitsCheckpoint Description MS-9826 Mainboard Post Code CheckpointsFree area in F000h segment with 0FFh Resource List SB600 Gpio ConfigSB600 GPM Config MS-9826 Mainboard Map Port Description Dev. ID Bus# System Resources PCI DevicesISA Interrupt Allocation MS-9826 Mainboard SMBus Resource AllocationISA DMA Channel Allocation