Major Chips Description 2-47Table 2-587C552 Pin Descriptions
Mnemonic Pin No. Type Name And Function
P4.0-P4.7 7-14 I/O Port 4: 8-bit quasi-bidirectional I/O port. Alternate functions include:
7-12 OCMSR0-CMSR5 (P4.0-P4.5): Timer T2 compare and set/reset outputs
on a match with timer T2. 13, 14
13, 14 OCMT0, CMT1 (P4.6, P4.7): Timer T2 compare and toggle outputs on a
match with timer T2.
P5.0-P5.7 68-62, IPort 5: 8-bit input port.
1ADC0-ADC7 (P5.0-P5.7): Alternate function: Eight input channels to
ADC.
RST 15 I/O Reset: Input to reset the 87C552. It also provides a reset pulse as
output when timer T3 overflows.
XTAL1 35 ICrystal Input 1: Input to the inverting amplifier that forms the
oscillator, and input to the internal clock generator. Receives the
external clock signal when an external oscillator is used.
XTAL2 34 OCrystal Input 2: Output of the inverting amplifier that forms the
oscillator. Left open-circuit when an external clock is used.
VSS 36, 37 IDigital ground.
PSEN# 47 OProgram Store Enable: Active-low read strobe to external program
memory.
ALE/PROG# 48 OAddress Latch Enable: Latches the low byte of the address during
accesses to external memory. It is activated every six oscillator
periods. During an external data memory access, one ALE pulse is
skipped. ALE can drive up to eight LS TTL inputs and handles CMOS
inputs without an external pull-up. This pin is also the program pulse
input (PROG#) during EPROM programming.
EA#/V PP 49 IExternal Access: When EA# is held at TTL level high, the CPU
executes out of the internal program ROM provided the program
counter is less than 8192. When EA# is held at TTL low level, the CPU
executes out of external program memory. EA# is not allowed to float.
This pin also receives the 12.75V programming supply voltage (VPP )
during EPROM programming.
AVREF– 58 IAnalog to Digital Conversion Reference Resistor: Low-end.
AVREF+ 59 IAnalog to Digital Conversion Reference Resistor: High-end.
AVSS 60 IAnalog Ground
AVDD 61 IAnalog Power Supply