
A.1 Power supply specifications
Output characteristics
|
|
|
|
|
|
|
|
|
Output | Load range | Surge | Regulation | Ripple and noise |
| |||
voltage |
|
| <10ms |
|
|
|
|
|
Min | Max | (%) | Vpp | Vpp & noise |
| |||
|
|
| ||||||
+5V | 0.3A | 18A |
| ~ +5% | 50mV | 70mV |
| |
+3.3V | 0.3A | 16A |
| ~ +5% | 50mV | 70mV |
| |
+12V1 | 1A | 10A | 12A | ~ +5% | 150mV | 150mV |
| |
+12V2 | 1A | 14A | 18A | ~ +5% | 150mV | 150mV |
| |
0A | 0.3A |
| ~ +10% | 200mV | 200mV |
| ||
+5VSB | 0.1A | 2.5A |
| ~ +5% | 50mV | 70mV |
|
A.2 Dubug code table
Code |
| Description |
|
CPU | CPU initiation | ||
| Test CMOS R/W functionality |
| |
CHIP | Early chipset initialization: | ||
| - | Disable shadow RAM | |
| - | Disable L2 cache | |
| - Program basic chipset registers |
| |
ddr | Detect memory: | ||
| - | ||
| - |
HA SIO
CL-
USb
PS2
FAn
OS
Initialize Hardware Monitor
1.Test special keyboard controller for Super I/O chips
2.Enable keyboard interface
Initialize clock generator
Initialize USB
Initialize PS/2 Mouse
Fan error
Boot attempt (INT 19h)
A- | Appendix |