CY7C1246V18, CY7C1257V18
CY7C1248V18, CY7C1250V18
Document Number: 001-06348 Rev. *D Page 16 of 27
TAP AC Switching Characteristics Over the Operating Range[13, 14]
Parameter Description Min Max Unit
tTCYC TCK Clock Cycle Time 50 ns
tTF TCK Clock Frequency 20 MHz
tTH TCK Clock HIGH 20 ns
tTL TCK Clock LOW 20 ns
Setup Times
tTMSS TMS Setup to TCK Clock Rise 5 ns
tTDIS TDI Setup to TCK Clock Rise 5 ns
tCS Capture Setup to TCK Rise 5 ns
Hold Times
tTMSH TMS Hold after TCK Clock Rise 5 ns
tTDIH TDI Hold after Clock Rise 5 ns
tCH Capture Hold after Clock Rise 5 ns
Output Times
tTDOV TCK Clock LOW to TDO Valid 10 ns
tTDOX TCK Clock LOW to TDO Invalid 0 ns
TAP Timing and Test ConditionsFigure2 sho ws the TAP timing and test conditions.[14]
Figure 2. TAP Timing and Test Conditions
tTL
tTH
(a)
TDO
CL= 20 pF
Z0= 50Ω
GND
0.9V
50Ω1.8V
0V
ALL INPUT PULSES
0.9V
Test Clock
Test Mode Select
TCK
TMS
Test Data In
TDI
Test Data Out
tTCYC
tTMSH
tTMSS
tTDIS tTDIH
tTDOV tTDOX
TDO
Notes
13.tCS and tCH refer to the setup and hold time requirements of latching data from the boundary scan register.
14.Test conditions are specified using the load in TAP AC Test Conditions. tR/tF = 1 ns.
[+] Feedback [+] Feedback